Received: by 2002:a05:6358:1087:b0:cb:c9d3:cd90 with SMTP id j7csp938068rwi; Fri, 14 Oct 2022 10:28:58 -0700 (PDT) X-Google-Smtp-Source: AMsMyM5chLzHCrrqxhQHOxMxygDWSKegy7wC8JAZ72tGTQktdncBzEsDHQurn1Ii2IC0xbzwd9YA X-Received: by 2002:a17:902:e5d1:b0:183:b450:ef76 with SMTP id u17-20020a170902e5d100b00183b450ef76mr6193526plf.151.1665768538298; Fri, 14 Oct 2022 10:28:58 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1665768538; cv=none; d=google.com; s=arc-20160816; b=kPXO/YyWfz7jg64Rx1LNMzbD3vOWL2QYR5iOGltMnMOKNjQqgjHz+FF4zM4gXepEYz dW+tSXSZBnl1TfbOd9B6Or93ouxLu7tR0QPbbxm2r8fRr4o3cS84Vq4EjEMj09pXJg9l ybnrH3lT1g9zq95Fur5gb2IOId3m/V1PH20s0mkchMbY9MASCREA/GeVELMsEi1/nDLI af505XxPIvCMLgtKM0B05+S6QWraC99YNlOq8sXKVpusIny3Pq6RLmzJYozlRAiZXgOc CpzMl5YTgoeEUEC2gwSPu+xBGFe4eaucWhl0tCMH5aSEUjsHq86FloIPfqWznKaFSbq+ HaNA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:in-reply-to:from :references:cc:to:content-language:subject:user-agent:mime-version :date:message-id:dkim-signature; bh=5ibaUtiZs0j0ZyBp6RNG4pWG3FWVSOwMKv1XJhYLZ2A=; b=p2YWQRdUFSXc6fzxjuubljSDxnaOHIPBPVuqcRJc77VS+8jQiajlfaxXSsTeApcpDN Esc5xHHdQ6jpGTxagBwmLRg5KTZr5M4wQqrutQ1xnSk8hy4XHwOuQNxfaLd6q6NI0onb UtmMPAJfGSwN1LxphGMlfGXNWxmjMcBsGbow6IJYbeBGffsHnbvjcQXx8X9UBMzb45E2 yXJdc2gZE26vBR/w5HiLQzHRH1GVK7lzncZBCTyOdgnblBVWKVBof9IihV3flIzSB+F1 3sKYpco7HdDPRStWlz2O1cfGAKhJ1lHCSE5ELzEDsZax2QBzCCzvD/Ec6qnmxjH8rKy7 zahA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b="ztcKC+/U"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id k12-20020a170902ba8c00b00179f9521d08si3179003pls.149.2022.10.14.10.28.45; Fri, 14 Oct 2022 10:28:58 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b="ztcKC+/U"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230111AbiJNQKF (ORCPT + 99 others); Fri, 14 Oct 2022 12:10:05 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:58950 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229863AbiJNQKC (ORCPT ); Fri, 14 Oct 2022 12:10:02 -0400 Received: from mail-qk1-x730.google.com (mail-qk1-x730.google.com [IPv6:2607:f8b0:4864:20::730]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id CAE2629803 for ; Fri, 14 Oct 2022 09:10:00 -0700 (PDT) Received: by mail-qk1-x730.google.com with SMTP id 8so2763256qka.1 for ; Fri, 14 Oct 2022 09:10:00 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=content-transfer-encoding:in-reply-to:from:references:cc:to :content-language:subject:user-agent:mime-version:date:message-id :from:to:cc:subject:date:message-id:reply-to; bh=5ibaUtiZs0j0ZyBp6RNG4pWG3FWVSOwMKv1XJhYLZ2A=; b=ztcKC+/Ury/FfFgOgJ7c8e99UOUsKW0FnQzuxZOvUmCMIbBIlKK5/X5gdg5eWMiRqm Yx69tkmNYfyPgPpvi2FY66gvTL0Yn7NTEwXjF1eF0D4mDyjM3lESE3WgziRoYWbaRbHu XcyiSpySlB8FKGB03etji4m7rRoPFfXALIdz2XqLu2sXl8byNOD4u+cnYvzlRgmhjxsF Z8kgtXU8siH6jEnOd74igCyHjuh15ZkqMivhnN6gcnOdlFmJtKPPx1EbkuDubjBJWgQu EDXhhkItZOcsScE3goaVX2a34LFlg9KAC3j31vuO/mT7flBS8aFwwWMExsF6l8isx7oa i4HQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:in-reply-to:from:references:cc:to :content-language:subject:user-agent:mime-version:date:message-id :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to; bh=5ibaUtiZs0j0ZyBp6RNG4pWG3FWVSOwMKv1XJhYLZ2A=; b=7jNplwKIPH69lBGKJ/npdOAyt/Jxx/KKJtggy3n8MsICrtLDPYs/k9QKysIQaMgK/S gl7npisVfQ3RsAowY7cAtezuB6oYUKvsdz3EkJKeL39FsHxB39VlvhsuLMngpgt/QQHi 7wHahet8IY8zcHp8Ebb62wG04Hflbn9E83VGZ95oRuB6m6STq7Qu8zJL+uGv6mJg1ztt vbbQii+oEwWNncSJ2gnZvZuo0KkhIiFOFZrvkyI+Lq+PtaGjSQJWdYJZYKTKbwzpKHMG 6A2vlTtzFjRj1utZBO6FffioGV31jh/lEKV4L8CeR2zn270Lq48xJzqINDgu1vsfSSEo vWSA== X-Gm-Message-State: ACrzQf2xmoE90txkodKv5ZlmBkKfItOPNpNvNXeMpzwjXLaF4kN4lNj9 VyeZt24KFCKuApB9jJcAnNmYmg== X-Received: by 2002:a37:bc3:0:b0:6ee:7931:9e5a with SMTP id 186-20020a370bc3000000b006ee79319e5amr4301025qkl.105.1665763799878; Fri, 14 Oct 2022 09:09:59 -0700 (PDT) Received: from [192.168.7.170] ([12.190.236.102]) by smtp.gmail.com with ESMTPSA id dm48-20020a05620a1d7000b006e99290e83fsm2887515qkb.107.2022.10.14.09.08.59 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128); Fri, 14 Oct 2022 09:09:59 -0700 (PDT) Message-ID: Date: Fri, 14 Oct 2022 12:08:41 -0400 MIME-Version: 1.0 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:102.0) Gecko/20100101 Thunderbird/102.3.2 Subject: Re: [PATCH v2 02/12] dt-bindings: display: mediatek: add MT8195 hdmi bindings Content-Language: en-US To: Guillaume Ranquet , Chunfeng Yun , David Airlie , Philipp Zabel , Jitao shi , CK Hu , Rob Herring , Krzysztof Kozlowski , Vinod Koul , Kishon Vijay Abraham I , Matthias Brugger , Daniel Vetter , Chun-Kuang Hu Cc: stuart.lee@mediatek.com, linux-phy@lists.infradead.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, AngeloGioacchino Del Regno , linux-kernel@vger.kernel.org, mac.shen@mediatek.com, linux-mediatek@lists.infradead.org, dri-devel@lists.freedesktop.org References: <20220919-v2-0-8419dcf4f09d@baylibre.com> <20220919-v2-2-8419dcf4f09d@baylibre.com> From: Krzysztof Kozlowski In-Reply-To: <20220919-v2-2-8419dcf4f09d@baylibre.com> Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 7bit X-Spam-Status: No, score=-5.0 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,NICE_REPLY_A,RCVD_IN_DNSWL_NONE, SPF_HELO_NONE,SPF_PASS autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 14/10/2022 11:15, Guillaume Ranquet wrote: > Add mt8195 SoC bindings for hdmi and hdmi-ddc > > Signed-off-by: Guillaume Ranquet > --- > .../bindings/display/mediatek/mediatek,hdmi.yaml | 67 +++++++++++++++++----- > .../display/mediatek/mediatek,mt8195-hdmi-ddc.yaml | 51 ++++++++++++++++ > 2 files changed, 104 insertions(+), 14 deletions(-) > > diff --git a/Documentation/devicetree/bindings/display/mediatek/mediatek,hdmi.yaml b/Documentation/devicetree/bindings/display/mediatek/mediatek,hdmi.yaml > index bdaf0b51e68c..955026cd7ca5 100644 > --- a/Documentation/devicetree/bindings/display/mediatek/mediatek,hdmi.yaml > +++ b/Documentation/devicetree/bindings/display/mediatek/mediatek,hdmi.yaml > @@ -21,26 +21,21 @@ properties: > - mediatek,mt7623-hdmi > - mediatek,mt8167-hdmi > - mediatek,mt8173-hdmi > + - mediatek,mt8195-hdmi > > reg: > maxItems: 1 > > - interrupts: > - maxItems: 1 > - This change is not really explained in commit msg... > clocks: > - items: > - - description: Pixel Clock > - - description: HDMI PLL > - - description: Bit Clock > - - description: S/PDIF Clock > + minItems: 4 > + maxItems: 4 > > clock-names: > - items: > - - const: pixel > - - const: pll > - - const: bclk > - - const: spdif > + minItems: 4 > + maxItems: 4 > + > + interrupts: > + maxItems: 1 > > phys: > maxItems: 1 > @@ -58,6 +53,9 @@ properties: > description: | > phandle link and register offset to the system configuration registers. > > + power-domains: > + maxItems: 1 > + > ports: > $ref: /schemas/graph.yaml#/properties/ports > > @@ -86,9 +84,50 @@ required: > - clock-names > - phys > - phy-names > - - mediatek,syscon-hdmi > - ports > > +allOf: > + - if: > + properties: > + compatible: > + contains: > + const: mediatek,mt8195-hdmi > + then: > + properties: > + clocks: > + items: > + - description: APB > + - description: HDCP > + - description: HDCP 24M > + - description: Split HDMI > + clock-names: > + items: > + - const: hdmi_apb_sel > + - const: hdcp_sel > + - const: hdcp24_sel > + - const: split_hdmi > + > + required: > + - power-domains > + else: > + properties: > + clocks: > + items: > + - description: Pixel Clock > + - description: HDMI PLL > + - description: Bit Clock > + - description: S/PDIF Clock > + > + clock-names: > + items: > + - const: pixel > + - const: pll > + - const: bclk > + - const: spdif > + > + required: > + - mediatek,syscon-hdmi > + > additionalProperties: false > > examples: > diff --git a/Documentation/devicetree/bindings/display/mediatek/mediatek,mt8195-hdmi-ddc.yaml b/Documentation/devicetree/bindings/display/mediatek/mediatek,mt8195-hdmi-ddc.yaml > new file mode 100644 > index 000000000000..0fe0a2a2f17f > --- /dev/null > +++ b/Documentation/devicetree/bindings/display/mediatek/mediatek,mt8195-hdmi-ddc.yaml > @@ -0,0 +1,51 @@ > +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) > +%YAML 1.2 > +--- > +$id: http://devicetree.org/schemas/display/mediatek/mediatek,mt8195-hdmi-ddc.yaml# > +$schema: http://devicetree.org/meta-schemas/core.yaml# > + > +title: Mediatek HDMI DDC for mt8195 > + > +maintainers: > + - CK Hu > + - Jitao shi > + > +description: | > + The HDMI DDC i2c controller is used to interface with the HDMI DDC pins. > + > +properties: > + compatible: > + enum: > + - mediatek,mt8195-hdmi-ddc I think I wrote it - you already have bindings for HDMI DDC. I doubt that these are different and it looks like you model the bindings according to your driver. That's not the way. > + > + clocks: > + maxItems: 1 > + > + clock-names: > + items: > + - const: ddc > + > + mediatek,hdmi: > + $ref: /schemas/types.yaml#/definitions/phandle > + description: > + A phandle to the mt8195 hdmi controller > + > +required: > + - compatible > + - clocks > + - clock-names > + > +additionalProperties: false > + > +examples: > + - | > + #include > + #include > + hdmiddc0: ddc_i2c { Node names should be generic - ddc. https://devicetree-specification.readthedocs.io/en/latest/chapter2-devicetree-basics.html#generic-names-recommendation No underscores in node names. Additionally I2C devices have addresses on the bus. Why this one doesn't? > + compatible = "mediatek,mt8195-hdmi-ddc"; > + mediatek,hdmi = <&hdmi0>; > + clocks = <&clk26m>; > + clock-names = "ddc"; > + }; > + > +... > Best regards, Krzysztof