Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20;
Message-ID: <a30e0ff4-c73e-514e-bb35-18b1b6d49b21@microchip.com>
Date:   Mon, 17 Oct 2022 11:42:43 +0200
MIME-Version: 1.0
User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:91.0) Gecko/20100101
 Thunderbird/91.11.0
Subject: Re: [PATCH] ARM: dts: at91: sama7g5: fix signal name of pin PB2
Content-Language: en-US
To:     Mihai Sain <mihai.sain@microchip.com>, <robh+dt@kernel.org>,
        <eugen.hristev@microchip.com>, <claudiu.beznea@microchip.com>,
        <devicetree@vger.kernel.org>, <linux-kernel@vger.kernel.org>
References: <20221017083119.1643-1-mihai.sain@microchip.com>
CC:     linux-arm-kernel <linux-arm-kernel@lists.infradead.org>
From:   Nicolas Ferre <nicolas.ferre@microchip.com>
Organization: microchip
In-Reply-To: <20221017083119.1643-1-mihai.sain@microchip.com>
Content-Type: text/plain; charset="UTF-8"; format=flowed
Content-Transfer-Encoding: 7bit
Precedence: bulk

On 17/10/2022 at 10:31, Mihai Sain wrote:
> The signal name of pin PB2 with function F is FLEXCOM11_IO1
> as it is defined in the datasheet.
> 
> Fixes: 7540629e2fc7 ("ARM: dts: at91: add sama7g5 SoC DT and sama7g5-ek")
> Signed-off-by: Mihai Sain <mihai.sain@microchip.com>

Acked-by: Nicolas Ferre <nicolas.ferre@microchip.com>
Thanks Mihai, best regards,
   Nicolas

> ---
>   arch/arm/boot/dts/sama7g5-pinfunc.h | 2 +-
>   1 file changed, 1 insertion(+), 1 deletion(-)
> 
> diff --git a/arch/arm/boot/dts/sama7g5-pinfunc.h b/arch/arm/boot/dts/sama7g5-pinfunc.h
> index 4eb30445d205..6e87f0d4b8fc 100644
> --- a/arch/arm/boot/dts/sama7g5-pinfunc.h
> +++ b/arch/arm/boot/dts/sama7g5-pinfunc.h
> @@ -261,7 +261,7 @@
>   #define PIN_PB2__FLEXCOM6_IO0		PINMUX_PIN(PIN_PB2, 2, 1)
>   #define PIN_PB2__ADTRG			PINMUX_PIN(PIN_PB2, 3, 1)
>   #define PIN_PB2__A20			PINMUX_PIN(PIN_PB2, 4, 1)
> -#define PIN_PB2__FLEXCOM11_IO0		PINMUX_PIN(PIN_PB2, 6, 3)
> +#define PIN_PB2__FLEXCOM11_IO1		PINMUX_PIN(PIN_PB2, 6, 3)
>   #define PIN_PB3				35
>   #define PIN_PB3__GPIO			PINMUX_PIN(PIN_PB3, 0, 0)
>   #define PIN_PB3__RF1			PINMUX_PIN(PIN_PB3, 1, 1)


-- 
Nicolas Ferre