Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20;
Content-Type: text/plain; charset="utf-8"
MIME-Version: 1.0
Content-Transfer-Encoding: quoted-printable
In-Reply-To: <20220823033414.198525-1-seanga2@gmail.com>
References: <20220823033414.198525-1-seanga2@gmail.com>
Subject: Re: [RESEND PATCH] clk: ls1c: Fix PLL rate calculation
From:   Stephen Boyd <sboyd@kernel.org>
Cc:     Yang Ling <gnaygnil@gmail.com>, linux-kernel@vger.kernel.org,
        Kelvin Cheung <keguang.zhang@gmail.com>,
        Stephen Boyd <sboyd@codeaurora.org>,
        Du Huanpeng <dhu@hodcarrier.org>,
        Sean Anderson <seanga2@gmail.com>
To:     Sean Anderson <seanga2@gmail.com>, linux-clk@vger.kernel.org,
        linux-mips@vger.kernel.org
Date:   Mon, 17 Oct 2022 14:09:47 -0700
User-Agent: alot/0.10
Message-Id: <20221017210949.1B54AC433D6@smtp.kernel.org>
Precedence: bulk

Quoting Sean Anderson (2022-08-22 20:34:14)
> While reviewing Dhu's patch adding ls1c300 clock support to U-Boot [1], I
> noticed the following calculation, which is copied from
> drivers/clk/loongson1/clk-loongson1c.c:
>=20

Nobody has provided a review for this patch. If it is still important,
please resend. Thanks.