Received: by 2002:a05:6358:1087:b0:cb:c9d3:cd90 with SMTP id j7csp6204320rwi; Tue, 18 Oct 2022 09:18:45 -0700 (PDT) X-Google-Smtp-Source: AMsMyM7nW2kSmQkDe87vIHU6OoYEoEaj3t+ENPYWccuSgZAPiJZUMTdHVUcX2iNTvdV7nK3lTsIz X-Received: by 2002:a17:907:2e19:b0:78e:11cc:3bc5 with SMTP id ig25-20020a1709072e1900b0078e11cc3bc5mr3111045ejc.543.1666109925425; Tue, 18 Oct 2022 09:18:45 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1666109925; cv=none; d=google.com; s=arc-20160816; b=wpBKRUZ2EaC3aWxU2clLHziyY/3bStdlc1xA7+SLQJ0L1kpF7OqGZEO4rB2mCNPa9P 9Hy6+vfQKBGTR3how4liv+2QKBQk7j7gJ+FArFNZ3Qtr97A4EFo7jfkB0grfRqETOJRP jy3GPsID2Mp0phBBuG7I5pIT7DqnRtWH6dIsU1i0da0wnPeRuD+flmZvkIqkzcxPsefL 8xhzqWSP4T/H93J5pfcCEKwUNljqX2ypOhy0oMbozdS6pwEik7IZJEIYUApKTwWwTvin zK/wai22jh1/drYHfFNj8WUQ1jo8RRKCGDfYFrg0r2ry9imNUAklXC6hs7Wib3F5RlPA 9hcg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:user-agent:in-reply-to:content-disposition :mime-version:references:message-id:subject:cc:to:from:date :dkim-signature; bh=yeXu6LAsPOv7ziEk86rcmv96Ao8dzF3pExh/3NJ67Pk=; b=YlkJB3uKmgT0IWiSs9Wa3UEcRDfuirKuo7OVXbvRKRsrmX2cFf99xZTwObvFbRtAT7 +jXYZqEOBaqHDrjqbdHPojCrElyo4+hk4SdEghmyEdiAbedZL2OE15mOuq0GuZlHn99b 6bAFM2Zn/DyY+zX+83jMm4X+aWJjY0tACSMIwnCZG6hwVIGWVJDpFS+TACpYnAkB/Tbt zNFlSRPc/evd74a2ZV3IWxKVD6me3sXgS38GRpr3PVckAvvuqTDllenI0aBY+raEcX3W tDazGdVwlLXM4aUBkI3f1wtCasPbqYa/dDBFeXt8/zfJPhycuf8/FxrZ/blqj92tO2rR NrtA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=KpyywX9f; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id qf38-20020a1709077f2600b007823754ecd5si13198047ejc.43.2022.10.18.09.18.18; Tue, 18 Oct 2022 09:18:45 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=KpyywX9f; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230311AbiJRPYh (ORCPT + 99 others); Tue, 18 Oct 2022 11:24:37 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:58032 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230242AbiJRPYb (ORCPT ); Tue, 18 Oct 2022 11:24:31 -0400 Received: from lelv0142.ext.ti.com (lelv0142.ext.ti.com [198.47.23.249]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 07E7A5F7D; Tue, 18 Oct 2022 08:24:23 -0700 (PDT) Received: from lelv0265.itg.ti.com ([10.180.67.224]) by lelv0142.ext.ti.com (8.15.2/8.15.2) with ESMTP id 29IFOC4x028995; Tue, 18 Oct 2022 10:24:12 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1666106652; bh=yeXu6LAsPOv7ziEk86rcmv96Ao8dzF3pExh/3NJ67Pk=; h=Date:From:To:CC:Subject:References:In-Reply-To; b=KpyywX9fcBO2sNcsnxgfhWM4e6QAi+goA4/NATSywB/PuNJzvVW+kZI4hDpvFNTkf 5X+CBxzIxAKvHCfGempyQ0XitIKzk6pREKdds9cVKXStzaou7ZZP+F3tm0tCklF62v zUI7O1AFfS4ynxayuNFa3W7QQZwEzUtU6GTkBLiY= Received: from DFLE113.ent.ti.com (dfle113.ent.ti.com [10.64.6.34]) by lelv0265.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 29IFOCJQ018949 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Tue, 18 Oct 2022 10:24:12 -0500 Received: from DFLE103.ent.ti.com (10.64.6.24) by DFLE113.ent.ti.com (10.64.6.34) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.6; Tue, 18 Oct 2022 10:24:11 -0500 Received: from lelv0326.itg.ti.com (10.180.67.84) by DFLE103.ent.ti.com (10.64.6.24) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.6 via Frontend Transport; Tue, 18 Oct 2022 10:24:11 -0500 Received: from localhost (ileaxei01-snat2.itg.ti.com [10.180.69.6]) by lelv0326.itg.ti.com (8.15.2/8.15.2) with ESMTP id 29IFOBVm026167; Tue, 18 Oct 2022 10:24:11 -0500 Date: Tue, 18 Oct 2022 10:24:11 -0500 From: Bryan Brattlof To: Andrew Davis CC: Nishanth Menon , Vignesh Raghavendra , Tero Kristo , Rob Herring , Krzysztof Kozlowski , , , Subject: Re: [PATCH 00/10] AM64x Disable Incomplete DT Nodes Message-ID: <20221018152411.iguw2mg27ahexq2e@bryanbrattlof.com> References: <20221017192532.23825-1-afd@ti.com> MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Disposition: inline In-Reply-To: <20221017192532.23825-1-afd@ti.com> X-PGP-Fingerprint: D3D1 77E4 0A38 DF4D 1853 FEEF 41B9 0D5D 71D5 6CE0 User-Agent: NeoMutt/20171215 X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 X-Spam-Status: No, score=-4.7 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_MED, SPF_HELO_NONE,SPF_PASS autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On October 17, 2022 thus sayeth Andrew Davis: > Hello all, > > This series goes through the AM64x dtsi and disables the set of nodes > that are not functional without additional board level information. > This is usually pinmux data, but can also be inernal device resources. > > Only when the node is completed in the board file should the node be > enabled. This helps prevents nodes that represent IP that are not > pinned-out on a given board from being left enabled. > > This also reduces the effort needed to add a new board, one no longer > needs to manually disable all the extra IP. For instance TI J784s4 has > 20(!) MCAN instances. It is much easier to enable the one you pin out, > vs disabling the 19 that you did not. > > Thanks, > Andrew > > Andrew Davis (10): > arm64: dts: ti: k3-am64: Enable UART nodes at the board level > arm64: dts: ti: k3-am64: Enable I2C nodes at the board level > arm64: dts: ti: k3-am64: Enable SPI nodes at the board level > arm64: dts: ti: k3-am64: Enable EPWM nodes at the board level > arm64: dts: ti: k3-am64: Enable ECAP nodes at the board level > arm64: dts: ti: k3-am64: Enable PCIe nodes at the board level > arm64: dts: ti: k3-am64: MDIO pinmux should belong to the MDIO node > arm64: dts: ti: k3-am64: Enable MDIO nodes at the board level > arm64: dts: ti: k3-am64: Enable MCAN nodes at the board level > arm64: dts: ti: k3-am64: Enable GPMC and ELM nodes at the board level > > arch/arm64/boot/dts/ti/k3-am64-main.dtsi | 37 ++++++ > arch/arm64/boot/dts/ti/k3-am64-mcu.dtsi | 6 + > arch/arm64/boot/dts/ti/k3-am642-evm.dts | 119 ++----------------- > arch/arm64/boot/dts/ti/k3-am642-sk.dts | 142 ++--------------------- > 4 files changed, 63 insertions(+), 241 deletions(-) > Reviewed-by: Bryan Brattlof I wholeheartedly agree! This looks great to me! ~Bryan