Received: by 2002:a05:6358:1087:b0:cb:c9d3:cd90 with SMTP id j7csp1119351rwi; Wed, 19 Oct 2022 07:00:32 -0700 (PDT) X-Google-Smtp-Source: AMsMyM4wBA4cfvekzuWa8e0B+ox4IWWSCuDkEIP3rXAGWx29c54+jnrzt0N7QDnYwM+wQdg4HcX+ X-Received: by 2002:a05:6402:d0b:b0:458:a244:4e99 with SMTP id eb11-20020a0564020d0b00b00458a2444e99mr7728756edb.46.1666188032583; Wed, 19 Oct 2022 07:00:32 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1666188032; cv=none; d=google.com; s=arc-20160816; b=M6iIWCKQaHsyGu55otJmh9DRo7eVMjRmEoZG1xf23Zcya2ZIolo2a4pGkGyP6fjMFW UAp0x/wB4PlAHmUtL+RnXWGkfZSbsfY1XnefqaTdIfRa7ggyX/3Fg0eNsniLQg/omG8g 5uS+KUOtgkcLExoXXu5VfzHXXHfDdrva6ZXFXOmGrLFVKAZTbn7KlJfRMCbIubrsGzL1 e/aVOPIJ92l2Fxk8U9G/Xbef7wKuYmBYFanAeTtfiNiHw1u8cIp7wR7DTwRAN2xJdy2L VUARUa+BfBSgaWbDJp1f3mC79+t+7gbb8D94rlHfPWi214qR/Uyd8ROMmH4Lw5NpSOZp T3AQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:in-reply-to:content-disposition:mime-version :references:message-id:subject:cc:to:from:date:dkim-signature; bh=fkK7Sdl+f7RniA/HXCivI1P+kSDJUKDQowD8LrPl7x0=; b=FJZ6sZF7us7cJ5lnNfQf1D0Mx6gYq7nAtz+kmpLjMqxjqtoXZt5iyfkE68xo8ytlt8 2HhU0Fu2Q/oQZKqMqGbYknloSn9KI4BP80jPBVviUy+l0Jkv+Djk7GKSLOEl5tMiFRSz zxWSN89i8Rnn5Fae0lsID0rulJMZTYCfxYvz7NQFGuprVfxEJTDuiVK3SQb51oM9vTC0 Ibf4PCj0tajpRWpdnisc/6R7xSjfDqGqVS8VFKnIBjGjy2gz40yMiKxnKp9FP7alURLI ia2lcnRbioEBnVl6p/EzdaVOdCUGGHAAlFm5HRO2A7FBm4mHpKLPZVboFXCMfj8tsgT1 FJXg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b="bOnqz9/O"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id mp28-20020a1709071b1c00b0078e27f2fbe3si12771141ejc.115.2022.10.19.07.00.06; Wed, 19 Oct 2022 07:00:32 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b="bOnqz9/O"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230411AbiJSNbF (ORCPT + 99 others); Wed, 19 Oct 2022 09:31:05 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:39464 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S232849AbiJSN3O (ORCPT ); Wed, 19 Oct 2022 09:29:14 -0400 Received: from dfw.source.kernel.org (dfw.source.kernel.org [IPv6:2604:1380:4641:c500::1]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 86DB61D3A4E for ; Wed, 19 Oct 2022 06:16:18 -0700 (PDT) Received: from smtp.kernel.org (relay.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by dfw.source.kernel.org (Postfix) with ESMTPS id BAB2561896 for ; Wed, 19 Oct 2022 13:15:20 +0000 (UTC) Received: by smtp.kernel.org (Postfix) with ESMTPSA id 53E72C433C1; Wed, 19 Oct 2022 13:15:18 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1666185320; bh=0fDDAoi3dnUHQ1foQefkNNsCHxziAopP6QZW/HTWMIo=; h=Date:From:To:Cc:Subject:References:In-Reply-To:From; b=bOnqz9/OkAcC0mOgARn2gnHWPxCSJ3Cg0nOe9Tvy/+h6O2BTS4Pftjf01NjCg5iLh CN3jEst+AEtCiIT0n8iYJVJkfDlhKxkheyzUhUYZMuXOAhD2syFunfe591vNUoPTxM zSnCBKjBNERO6iOf+FMyzb5LtmIkeQ1mkK2R/1w1wMv+cvLTj2KNzrohZhuC2nc14t FVnGSyz5Sx0HixAyj5846+dtTnjyKOxCJnTwJKq6pk3PcuLGXiIG6t21kdiCPHvm0+ DvLvKCERm0V8qTtqsYfcrUiYnWrsmMmvznD+olgLGSgwh5cKyJ5k9nZuLGfTmhCKv6 z/42mwYISGoRw== Date: Wed, 19 Oct 2022 21:05:42 +0800 From: Jisheng Zhang To: Guo Ren Cc: Paul Walmsley , Palmer Dabbelt , Albert Ou , Nathan Chancellor , Nick Desaulniers , linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org, llvm@lists.linux.dev Subject: Re: [PATCH v2 3/4] riscv: fix race when vmap stack overflow and remove shadow_stack Message-ID: References: <20220928162007.3791-1-jszhang@kernel.org> <20220928162007.3791-4-jszhang@kernel.org> MIME-Version: 1.0 Content-Type: text/plain; charset=utf-8 Content-Disposition: inline In-Reply-To: X-Spam-Status: No, score=-7.4 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_HI, SPF_HELO_NONE,SPF_PASS autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Wed, Oct 19, 2022 at 10:52:16AM +0800, Guo Ren wrote: > On Thu, Sep 29, 2022 at 1:54 PM Guo Ren wrote: > > > > On Thu, Sep 29, 2022 at 1:03 AM Jisheng Zhang wrote: > > > > > > On Thu, Sep 29, 2022 at 12:20:06AM +0800, Jisheng Zhang wrote: > > > > Currently, when detecting vmap stack overflow, riscv firstly switches > > > > to the so called shadow stack, then use this shadow stack to call the > > > > get_overflow_stack() to get the overflow stack. However, there's > > > > a race here if two or more harts use the same shadow stack at the same > > > > time. > > > > > > > > To solve this race, we rely on two facts: > > > > 1. the content of kernel thread pointer I.E "tp" register can still > > > > be gotten from the the CSR_SCRATCH register, thus we can clobber tp > > > > under the condtion that we restore tp from CSR_SCRATCH later. > > > > > > > > 2. Once vmap stack overflow happen, panic is comming soon, no > > > > performance concern at all, so we don't need to define the overflow > > > > stack as percpu var, we can simplify it into a pointer array which > > > > points to allocated pages. > > > > > > > > Thus we can use tp as a tmp register to get the cpu id to calculate > > > > the offset of overflow stack pointer array for each cpu w/o shadow > > > > stack any more. Thus the race condition is removed as a side effect. > > > > > > > > NOTE: we can use similar mechanism to let each cpu use different shadow > > > > stack to fix the race codition, but if we can remove shadow stack usage > > > > totally, why not. > > > > > > > > Signed-off-by: Jisheng Zhang > > > > Fixes: 31da94c25aea ("riscv: add VMAP_STACK overflow detection") > > > > --- > > > > arch/riscv/include/asm/asm-prototypes.h | 1 - > > > > arch/riscv/include/asm/thread_info.h | 4 +- > > > > arch/riscv/kernel/asm-offsets.c | 1 + > > > > arch/riscv/kernel/entry.S | 56 ++++--------------------- > > > > arch/riscv/kernel/traps.c | 31 ++++++++------ > > > > 5 files changed, 29 insertions(+), 64 deletions(-) > > > > > > > > diff --git a/arch/riscv/include/asm/asm-prototypes.h b/arch/riscv/include/asm/asm-prototypes.h > > > > index ef386fcf3939..4a06fa0f6493 100644 > > > > --- a/arch/riscv/include/asm/asm-prototypes.h > > > > +++ b/arch/riscv/include/asm/asm-prototypes.h > > > > @@ -25,7 +25,6 @@ DECLARE_DO_ERROR_INFO(do_trap_ecall_s); > > > > DECLARE_DO_ERROR_INFO(do_trap_ecall_m); > > > > DECLARE_DO_ERROR_INFO(do_trap_break); > > > > > > > > -asmlinkage unsigned long get_overflow_stack(void); > > > > asmlinkage void handle_bad_stack(struct pt_regs *regs); > > > > > > > > #endif /* _ASM_RISCV_PROTOTYPES_H */ > > > > diff --git a/arch/riscv/include/asm/thread_info.h b/arch/riscv/include/asm/thread_info.h > > > > index c970d41dc4c6..c604a5212a73 100644 > > > > --- a/arch/riscv/include/asm/thread_info.h > > > > +++ b/arch/riscv/include/asm/thread_info.h > > > > @@ -28,14 +28,12 @@ > > > > > > > > #define THREAD_SHIFT (PAGE_SHIFT + THREAD_SIZE_ORDER) > > > > #define OVERFLOW_STACK_SIZE SZ_4K > > > > -#define SHADOW_OVERFLOW_STACK_SIZE (1024) > > > > +#define OVERFLOW_STACK_SHIFT 12 > > > > > > oops, this should be removed, will update it in a newer version after > > > collecting review comments. > > > > > > > > > > > #define IRQ_STACK_SIZE THREAD_SIZE > > > > > > > > #ifndef __ASSEMBLY__ > > > > > > > > -extern long shadow_stack[SHADOW_OVERFLOW_STACK_SIZE / sizeof(long)]; > > > > - > > > > #include > > > > #include > > > > > > > > diff --git a/arch/riscv/kernel/asm-offsets.c b/arch/riscv/kernel/asm-offsets.c > > > > index df9444397908..62bf3bacc322 100644 > > > > --- a/arch/riscv/kernel/asm-offsets.c > > > > +++ b/arch/riscv/kernel/asm-offsets.c > > > > @@ -37,6 +37,7 @@ void asm_offsets(void) > > > > OFFSET(TASK_TI_PREEMPT_COUNT, task_struct, thread_info.preempt_count); > > > > OFFSET(TASK_TI_KERNEL_SP, task_struct, thread_info.kernel_sp); > > > > OFFSET(TASK_TI_USER_SP, task_struct, thread_info.user_sp); > > > > + OFFSET(TASK_TI_CPU, task_struct, thread_info.cpu); > > > > > > > > OFFSET(TASK_THREAD_F0, task_struct, thread.fstate.f[0]); > > > > OFFSET(TASK_THREAD_F1, task_struct, thread.fstate.f[1]); > > > > diff --git a/arch/riscv/kernel/entry.S b/arch/riscv/kernel/entry.S > > > > index a3e1ed2fa2ac..5a6171a90d81 100644 > > > > --- a/arch/riscv/kernel/entry.S > > > > +++ b/arch/riscv/kernel/entry.S > > > > @@ -223,54 +223,16 @@ END(ret_from_exception) > > > > > > > > #ifdef CONFIG_VMAP_STACK > > > > ENTRY(handle_kernel_stack_overflow) > > > > - la sp, shadow_stack > > > > - addi sp, sp, SHADOW_OVERFLOW_STACK_SIZE > > > > - > > > > - //save caller register to shadow stack > > > > - addi sp, sp, -(PT_SIZE_ON_STACK) > > > > - REG_S x1, PT_RA(sp) > > > > - REG_S x5, PT_T0(sp) > > > > - REG_S x6, PT_T1(sp) > > > > - REG_S x7, PT_T2(sp) > > > > - REG_S x10, PT_A0(sp) > > > > - REG_S x11, PT_A1(sp) > > > > - REG_S x12, PT_A2(sp) > > > > - REG_S x13, PT_A3(sp) > > > > - REG_S x14, PT_A4(sp) > > > > - REG_S x15, PT_A5(sp) > > > > - REG_S x16, PT_A6(sp) > > > > - REG_S x17, PT_A7(sp) > > > > - REG_S x28, PT_T3(sp) > > > > - REG_S x29, PT_T4(sp) > > > > - REG_S x30, PT_T5(sp) > > > > - REG_S x31, PT_T6(sp) > > > > - > > > > - la ra, restore_caller_reg > > > > - tail get_overflow_stack > > > > - > > > > -restore_caller_reg: > > > > - //save per-cpu overflow stack > > > > - REG_S a0, -8(sp) > > > > - //restore caller register from shadow_stack > > > > - REG_L x1, PT_RA(sp) > > > > - REG_L x5, PT_T0(sp) > > > > - REG_L x6, PT_T1(sp) > > > > - REG_L x7, PT_T2(sp) > > > > - REG_L x10, PT_A0(sp) > > > > - REG_L x11, PT_A1(sp) > > > > - REG_L x12, PT_A2(sp) > > > > - REG_L x13, PT_A3(sp) > > > > - REG_L x14, PT_A4(sp) > > > > - REG_L x15, PT_A5(sp) > > > > - REG_L x16, PT_A6(sp) > > > > - REG_L x17, PT_A7(sp) > > > > - REG_L x28, PT_T3(sp) > > > > - REG_L x29, PT_T4(sp) > > > > - REG_L x30, PT_T5(sp) > > > > - REG_L x31, PT_T6(sp) > > > > + la sp, overflow_stack > > > > + /* use tp as tmp register since we can restore it from CSR_SCRATCH */ > > > > + REG_L tp, TASK_TI_CPU(tp) > > > > + slli tp, tp, RISCV_LGPTR > > > > + add tp, sp, tp > > > > + REG_L sp, 0(tp) > > > > + > > > > + /* restore tp */ > > > > + csrr tp, CSR_SCRATCH > > > > > > > > - //load per-cpu overflow stack > > > > - REG_L sp, -8(sp) > > > > addi sp, sp, -(PT_SIZE_ON_STACK) > > > > > > > > //save context to overflow stack > > > > diff --git a/arch/riscv/kernel/traps.c b/arch/riscv/kernel/traps.c > > > > index 73f06cd149d9..b6c64f0fb70f 100644 > > > > --- a/arch/riscv/kernel/traps.c > > > > +++ b/arch/riscv/kernel/traps.c > > > > @@ -216,23 +216,12 @@ int is_valid_bugaddr(unsigned long pc) > > > > #endif /* CONFIG_GENERIC_BUG */ > > > > > > > > #ifdef CONFIG_VMAP_STACK > > > > -static DEFINE_PER_CPU(unsigned long [OVERFLOW_STACK_SIZE/sizeof(long)], > > > > - overflow_stack)__aligned(16); > > > > -/* > > > > - * shadow stack, handled_ kernel_ stack_ overflow(in kernel/entry.S) is used > > > > - * to get per-cpu overflow stack(get_overflow_stack). > > > > - */ > > > > -long shadow_stack[SHADOW_OVERFLOW_STACK_SIZE/sizeof(long)]; > > > > -asmlinkage unsigned long get_overflow_stack(void) > > > > -{ > > > > - return (unsigned long)this_cpu_ptr(overflow_stack) + > > > > - OVERFLOW_STACK_SIZE; > > > > -} > > > > +void *overflow_stack[NR_CPUS] __ro_after_init __aligned(16); > > Er... We've talked NR_CPUS = 8192, even a pointer would cause 64KB wasted. > > > > I prefer the previous solution with a atomic flag. > > > > diff --git a/arch/riscv/kernel/entry.S b/arch/riscv/kernel/entry.S > > index 5cbd6684ef52..42a3b14a20ab 100644 > > --- a/arch/riscv/kernel/entry.S > > +++ b/arch/riscv/kernel/entry.S > > @@ -223,6 +223,9 @@ END(ret_from_exception) > > > > #ifdef CONFIG_VMAP_STACK > > ENTRY(handle_kernel_stack_overflow) > > +1: la sp, spin_ shadow_stack > > + amoswap.w sp, sp, (sp) > > + bnez sp, 1b > > la sp, shadow_stack > > addi sp, sp, SHADOW_OVERFLOW_STACK_SIZE > > > > diff --git a/arch/riscv/kernel/traps.c b/arch/riscv/kernel/traps.c > > index 73f06cd149d9..9058a05cac53 100644 > > --- a/arch/riscv/kernel/traps.c > > +++ b/arch/riscv/kernel/traps.c > > @@ -229,11 +229,15 @@ asmlinkage unsigned long get_overflow_stack(void) > > OVERFLOW_STACK_SIZE; > > } > > > > +atomic_t spin_ shadow_stack __section(".sdata"); > > + > > asmlinkage void handle_bad_stack(struct pt_regs *regs) > > { > > unsigned long tsk_stk = (unsigned long)current->stack; > > unsigned long ovf_stk = (unsigned long)this_cpu_ptr(overflow_stack); > > > > + atomic_set_release(spin_ shadow_stack, 0); > > + > > console_verbose(); > > > > pr_emerg("Insufficient stack space to handle exception!\n"); > Hi Jisheng, Hi Guo, > > Could you give out a new patch based on the above style to fix the > problem first? It's a minor modification and consolidate the entry.S > procedure. > I read the above msg as: A new patch following the above style to fix the race condition. Then another patch to remove the shadow stack usage. Will cook the fix patch soon. Thanks