Received: by 2002:a05:622a:251a:b0:39a:b4a2:e86 with SMTP id cm26csp549092qtb; Wed, 19 Oct 2022 08:38:24 -0700 (PDT) X-Google-Smtp-Source: AMsMyM6bV9coi/aDWYxD368ttO/RhHiTbntX7RwyKX6ndqnwU9RyTnnyYAM+NwQo45trxx/KuVuC X-Received: by 2002:a17:902:b089:b0:178:54cf:d692 with SMTP id p9-20020a170902b08900b0017854cfd692mr8981099plr.1.1666193904226; Wed, 19 Oct 2022 08:38:24 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1666193904; cv=none; d=google.com; s=arc-20160816; b=LzpOK9tQrULvbd8PkbLXo5JEXH70A5S/yvV95RHbpxAWr0gv8fTNRL1P6P6C99dcjo ecpocl4N//bAGsYvHPiCC0eNREYp76K29hEQu3RB3/EgvdvOzsC+xSGVPORhCBIdEpuQ tc10ChMjbc6UNtKbn7JeiD31B9N//g+PkR3K6OEugnpgiNKlgytU9dmP7RMZKEQCPtU2 UMxbkeNb0GXOpT1wk4wzjfKY7TGaqnc3ADkN0Rk4P6V+qHvBGr3szdEmXqq0d7YRKI27 Y682Q+qQFFYqu7xSiGiJnL05H3HctQQCqwYbvr7PBCg1qR6/RRqqycoV8BJVZIyuFHji rhcQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from; bh=1OXEyR0w7U1metLxx9NsBsiweFZ7YEpdPrNcSdJNx5c=; b=sx5reHImBXlf3f0lNrJ1Dr8tcMfS7s6vWwwaIx3bPbeUaIli6C5G9ep7s7QZ8uosqj WEsVewt+LndJJfHxbA5r3eKriCWikfnb/MGo5JffFKdY/XsDkuiIIF3p4MhPThLISF1N Hc/h2Yb7cfglXQYz0+OWoSsp/gNpZTJOocdoUsi1KChjaQ1L/vlKQGF4UNiQ6xf4h6Hn 0BvaP4KdeDvGGOLPOskrMc18nVsQ11dkuKdVvzMxEhza0MON6OxAUfrJbPUJNzzbjBSw hsrHcNkdpkzy7NzpALCxNno+6F8t4gSse2tcHUlAcc9H0FwX/lg83o2T1yR1oj4/98Sb UuOA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id d18-20020a170902ced200b001865dfb6774si566756plg.458.2022.10.19.08.38.11; Wed, 19 Oct 2022 08:38:24 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231334AbiJSOmm convert rfc822-to-8bit (ORCPT + 99 others); Wed, 19 Oct 2022 10:42:42 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:50374 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230416AbiJSOmV (ORCPT ); Wed, 19 Oct 2022 10:42:21 -0400 Received: from relay9-d.mail.gandi.net (relay9-d.mail.gandi.net [217.70.183.199]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 510C0192D87; Wed, 19 Oct 2022 07:27:54 -0700 (PDT) Received: (Authenticated sender: foss@0leil.net) by mail.gandi.net (Postfix) with ESMTPSA id 6AECBFF805; Wed, 19 Oct 2022 14:27:50 +0000 (UTC) From: Quentin Schulz To: foss+kernel@0leil.net, Krzysztof Kozlowski , Heiko Stuebner , Rob Herring Cc: Quentin Schulz , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-rockchip@lists.infradead.org, Jakob Unterwurzacher , linux-kernel@vger.kernel.org, stable@vger.kernel.org Subject: [PATCH] arm64: dts: rockchip: lower rk3399-puma-haikou SD controller clock frequency Date: Wed, 19 Oct 2022 16:27:27 +0200 Message-Id: <20221019-upstream-puma-sd-40mhz-v1-0-754a76421518@theobroma-systems.com> X-Mailer: git-send-email 2.37.3 MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" X-Mailer: b4 0.10.1 Content-Transfer-Encoding: 8BIT X-Spam-Status: No, score=-2.6 required=5.0 tests=BAYES_00,RCVD_IN_DNSWL_LOW, RCVD_IN_MSPIKE_H2,SPF_HELO_NONE,SPF_NONE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Quentin Schulz From: Jakob Unterwurzacher CRC errors (code -84 EILSEQ) have been observed for some SanDisk Ultra A1 cards when running at 50MHz. Waveform analysis suggest that the level shifters that are used on the RK3399-Q7 module for voltage translation between 3.0 and 3.3V don't handle clock rates at or above 48MHz properly. Back off to 40MHz for some safety margin. Cc: stable@vger.kernel.org Fixes: 60fd9f72ce8a ("arm64: dts: rockchip: add Haikou baseboard with RK3399-Q7 SoM") Signed-off-by: Jakob Unterwurzacher Signed-off-by: Quentin Schulz --- We've been carrying this patch downstream for years and completely forgot to upstream it. This is now done. To: Rob Herring To: Krzysztof Kozlowski To: Heiko Stuebner Cc: devicetree@vger.kernel.org Cc: linux-arm-kernel@lists.infradead.org Cc: linux-rockchip@lists.infradead.org Cc: linux-kernel@vger.kernel.org Cc: Jakob Unterwurzacher --- arch/arm64/boot/dts/rockchip/rk3399-puma-haikou.dts | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) diff --git a/arch/arm64/boot/dts/rockchip/rk3399-puma-haikou.dts b/arch/arm64/boot/dts/rockchip/rk3399-puma-haikou.dts index 04c752f49be9..115c14c0a3c6 100644 --- a/arch/arm64/boot/dts/rockchip/rk3399-puma-haikou.dts +++ b/arch/arm64/boot/dts/rockchip/rk3399-puma-haikou.dts @@ -207,7 +207,7 @@ &sdmmc { cap-sd-highspeed; cd-gpios = <&gpio0 RK_PA7 GPIO_ACTIVE_LOW>; disable-wp; - max-frequency = <150000000>; + max-frequency = <40000000>; pinctrl-names = "default"; pinctrl-0 = <&sdmmc_clk &sdmmc_cmd &sdmmc_cd &sdmmc_bus4>; vmmc-supply = <&vcc3v3_baseboard>; --- base-commit: aae703b02f92bde9264366c545e87cec451de471 change-id: 20221019-upstream-puma-sd-40mhz-b5aef1c351e6 Best regards, -- Quentin Schulz