Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20;
From:   Akhil R <akhilrajeev@nvidia.com>
To:     Vinod Koul <vkoul@kernel.org>
CC:     Laxman Dewangan <ldewangan@nvidia.com>,
        Jonathan Hunter <jonathanh@nvidia.com>,
        "thierry.reding@gmail.com" <thierry.reding@gmail.com>,
        "p.zabel@pengutronix.de" <p.zabel@pengutronix.de>,
        "dmaengine@vger.kernel.org" <dmaengine@vger.kernel.org>,
        "linux-tegra@vger.kernel.org" <linux-tegra@vger.kernel.org>,
        "linux-kernel@vger.kernel.org" <linux-kernel@vger.kernel.org>
Subject: RE: [PATCH RESEND v2 1/3] dt-bindings: dmaengine: Add
 dma-channel-mask to Tegra GPCDMA
Thread-Topic: [PATCH RESEND v2 1/3] dt-bindings: dmaengine: Add
 dma-channel-mask to Tegra GPCDMA
Thread-Index: AQHY4w60pM/XOrLuTkOFhMuP+s4LmK4VuH8AgAE/C3A=
Date:   Thu, 20 Oct 2022 08:35:49 +0000
Message-ID: <SJ1PR12MB63391BE6FDD534E5FF215425C02A9@SJ1PR12MB6339.namprd12.prod.outlook.com>
References: <20221018162812.69673-1-akhilrajeev@nvidia.com>
 <20221018162812.69673-2-akhilrajeev@nvidia.com> <Y0/8jF++NeUGtPGM@matsya>
In-Reply-To: <Y0/8jF++NeUGtPGM@matsya>
Accept-Language: en-IN, en-US
Content-Language: en-US
x-ms-exchange-antispam-messagedata-chunkcount: 1
x-ms-exchange-antispam-messagedata-0: =?us-ascii?Q?06ivKOveGZjZs3yLsEvi/ogVkhIQjSQ9fQqe1Nbmh8eVJNjGgB6q7Bo0yTU6?=
 =?us-ascii?Q?1OGrfUBsicLvC7Fb3AMFsNQfxZLfIbXjbyy+zXgYSwjq/58YJES2qjWxFb8K?=
 =?us-ascii?Q?2DOXe8banowIqoYdUNzh0mq9CU3y+7nsUGfZPfIqo4tVW7WxZCvM3OSQ0z5u?=
 =?us-ascii?Q?zVBANqWiH4z4Wy/LVdSdhDHIJrDRv++VHHfJsMOYeGaByG7JZ8rTPT5MuILz?=
 =?us-ascii?Q?oEk8bxH5R/hkW0OD6ldNmLizMWLcYwoWNUg4ct4aKWVG5nBacfEKhcqooWFp?=
 =?us-ascii?Q?gYoJq+qNVeVZSZThxB/0obQrpXK+wtc36QPrvbbp9tfgDgKlGxMd8UovFEad?=
 =?us-ascii?Q?jyHyeS5SQ3t6sTbTnYwhfGEPyxdrdZ2PkzXVYtrv7vUOylQXXCgAgeCe33NW?=
 =?us-ascii?Q?VdUjBA/93XCgUB7/Oy124sYLaU0jns+OBQj5+P1KGaFp8ndvIPMMKqeMIn1x?=
 =?us-ascii?Q?DSDWssbm33ff74vSkt34XRhqDdH5MSLSZ2wyUaPxNSt0hWdHL+gllYtdOYLM?=
 =?us-ascii?Q?yOWKTOACtYXusYEbpXfzyePo2nPFzHwixY3CC1IlR6AsCTnq+xk7idCaLeoW?=
 =?us-ascii?Q?xlZ9Kj173ukhdC/rQnVxY8zwc5EsIjK8JhN0eLQEtk4AZuDBz48LVAxkjZ++?=
 =?us-ascii?Q?eqG2pdSmXffNJsEnBXeMkvlwwruMcDPGP27t2WRVx6eUdE1RSel+z37lH+qk?=
 =?us-ascii?Q?o985ygi2qTKiv0JY88c/fnjT6ta95WX/auoQv1ys0bXceG2y/UwreE4AjFGa?=
 =?us-ascii?Q?dAgqn1STgnujCOmX7J073cstBCj3K5JA0ETm4/7MGpDLQ3+jOCsAHf0Axz6j?=
 =?us-ascii?Q?W9gXcPGgfQgskZatADoEp5qZimRzT09qNGbDr9fMweVF2ABsVGOjOUj/16SU?=
 =?us-ascii?Q?lpxFYnDu8Gop8JS+GeReh+DA5Cg7RN2E2OLvmSDDGN1nPAz0015P4jpF+u+k?=
 =?us-ascii?Q?is6wL3jdSbtzvkxBIih3b0QI+tAK4W+opBk1CclJ/dn+czDbFEiEqEtnO0mv?=
 =?us-ascii?Q?jKYwA5IbC9Fr4PnCHqyyGKEPUiPKtG5t2sw5NJk5vg4D9Fy8Z7DiLlHwjXgr?=
 =?us-ascii?Q?qoP6e78OmW+HK4DwIg9YqyPJPsOyUihpBG4FmX6M5fieu25HK2MMycxRGk71?=
 =?us-ascii?Q?qCXHf31hhQ3QlHUtNEb+hnHbsNQcew6mkjLbuqzeCaxaLTSI7XnK8eOoU98r?=
 =?us-ascii?Q?+1NMgVNX4DP00ApQGhJ6xwlqxb23OMyFxUsPvAmGF+bpLlJuwBJJEgGtTt+I?=
 =?us-ascii?Q?2KRyvZ/Etds034g8BT4afmj0mYh7cWkEQNAdogtIJazxACt4bCId6ffhCBun?=
 =?us-ascii?Q?F9ScNcmZodKMuKw0I5bEMEUH1pwRpUVhetD4kdeXc58WAdITQyDCcUenb5IA?=
 =?us-ascii?Q?F2aFUurGfKCWFoYtdaJ3Fh+vYWhfnUV6yoJTa3GuIUncK5wAEo5MzTmQ9Ggc?=
 =?us-ascii?Q?kt6vOzVzkF/p4yN/zcyDyhz+8mn02jZJO0Y0jsD1EJr4pcb/5X//m+3jPeiZ?=
 =?us-ascii?Q?4ieKxADfph6iIOiReCD6VhHKioRsBp89pr1VDRehwLAVOamEAcusr8m440wm?=
 =?us-ascii?Q?BHt8ZnJ89sKprRRAnsMuKB3jS5TxZCeD2pzTNmx2?=
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: quoted-printable
MIME-Version: 1.0
X-OriginatorOrg: Nvidia.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-AuthSource: SJ1PR12MB6339.namprd12.prod.outlook.com
X-MS-Exchange-CrossTenant-Network-Message-Id: 411a10c8-e63d-4f25-2657-08dab276177d
X-MS-Exchange-CrossTenant-originalarrivaltime: 20 Oct 2022 08:35:49.6153
 (UTC)
X-MS-Exchange-CrossTenant-fromentityheader: Hosted
X-MS-Exchange-CrossTenant-id: 43083d15-7273-40c1-b7db-39efd9ccc17a
X-MS-Exchange-CrossTenant-mailboxtype: HOSTED
X-MS-Exchange-CrossTenant-userprincipalname: AhIKg0jCmHTQhI3KLY9Cms2BFZOCi0sDrt7gDQxF3Kmlmv/9+Zvi2FrOeYKYR1F44j/3RmubJxJt2n3qzOhhkg==
X-MS-Exchange-Transport-CrossTenantHeadersStamped: SA3PR12MB8021
X-Spam-Status: No, score=-1.4 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH,
        DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,FORGED_SPF_HELO,
        RCVD_IN_DNSWL_NONE,RCVD_IN_MSPIKE_H2,SPF_HELO_PASS,SPF_NONE,
        URIBL_BLOCKED autolearn=no autolearn_force=no version=3.4.6
X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on
        lindbergh.monkeyblade.net
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

> On 18-10-22, 21:58, Akhil R wrote:
> > Add dma-channel-mask property in Tegra GPCDMA document.
> >
> > The property would help to specify the channels to be used in kernel
> > and reserve few for the firmware. This was previously achieved by
> > limiting the channel number to 31 in the driver.
> > Now since we can list all 32 channels, update the interrupts property
> > as well to list all 32 interrupts.
>=20
> Pls cc dt folks and ML on DT patches!
>=20
Thanks for pointing. Resent the series with DT folks included.

Best Regards,
Akhil