Received: by 2002:a05:6358:1087:b0:cb:c9d3:cd90 with SMTP id j7csp3927914rwi; Sat, 22 Oct 2022 02:22:06 -0700 (PDT) X-Google-Smtp-Source: AMsMyM6SDx/LIHsIe/8tcNUxJ0VI/oCBnhZHqsRBNDNoLrbITBWKcoMhgZArXDrpRrQNh/Y8iy3+ X-Received: by 2002:a63:82c6:0:b0:46a:deff:7691 with SMTP id w189-20020a6382c6000000b0046adeff7691mr20036043pgd.214.1666430526264; Sat, 22 Oct 2022 02:22:06 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1666430526; cv=none; d=google.com; s=arc-20160816; b=dSg/jn+Go2u2c5GyE1q5bh6PIys3dpn/trtzTcfCetNIH9tUa38PdnxjsefMCrIsr+ xYkQKvBK41qElAl2tEiAtyYDGsBNTK8QhqqGzwY7qTJGV9IsVJ2hZDia+wm5QBQ/mPO0 DOy2DLJdmW5JbR0fv0xWWqFMtF29iBAGptVq2v5PgllU/IafKZzQwBhOD5tjnsz1R7n7 iBg9vraW5+uFY1d+WfR5n8nUC6V6VX9uH7e0/wlVY9K7QwvQCW/qPl2d0Gj7PrOZCUhH stPEW+/1Xkfv9WJDJjt/QM7aorK7L5b16AQuf0pPeNJDSxxPGxiO3RVeBT1YF1Xj866x J5Fg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :user-agent:references:in-reply-to:message-id:date:subject:cc:to :from:dkim-signature; bh=VXhm7WL+3AoG+23+r9DZGW76eDPQv926olFbWZNqIV4=; b=FdCMXiEI0A6Cf8Uvv0ujarJbC2edRVoaQOW+vqNGPT+dCSSawV3A89WR9FKTv8H3Lx DRvC+wVcYj1xm/cHFfhaJ6RrM7iBbB4WArjZLVa8upUGkp/OzLqsExj4a2uJcoRboEwC +w3QLrvwArUp001hxsczf72VF99ht1/e39E4kA8wXHNHqD0Tn492J9IShjLE++6XFrJV RuusTTQrXmekCDmFcji0bzmu7QoL/z12w6V/jAREAaIvQ96CRn6CsXEXLDFIP24277d2 RvV5MeIeW2TANb6Zr8r2WHMN3UBtTPd9vwPWN+JPD3hxV+6VMbv7FPnBddGQVdecOVxJ XLZg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linuxfoundation.org header.s=korg header.b=CeobZHUJ; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linuxfoundation.org Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id l1-20020a170902f68100b0017844dd8503si33284762plg.402.2022.10.22.02.21.54; Sat, 22 Oct 2022 02:22:06 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@linuxfoundation.org header.s=korg header.b=CeobZHUJ; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linuxfoundation.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S232988AbiJVIHw (ORCPT + 99 others); Sat, 22 Oct 2022 04:07:52 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:43830 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S232781AbiJVIEL (ORCPT ); Sat, 22 Oct 2022 04:04:11 -0400 Received: from ams.source.kernel.org (ams.source.kernel.org [IPv6:2604:1380:4601:e00::1]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id ADE592C1721; Sat, 22 Oct 2022 00:51:40 -0700 (PDT) Received: from smtp.kernel.org (relay.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by ams.source.kernel.org (Postfix) with ESMTPS id 57647B82E00; Sat, 22 Oct 2022 07:39:15 +0000 (UTC) Received: by smtp.kernel.org (Postfix) with ESMTPSA id BE0A7C433D6; Sat, 22 Oct 2022 07:39:13 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=linuxfoundation.org; s=korg; t=1666424354; bh=lA0JoAyBfqKQ2fpj8FNAGAyuZ3ZEHwQ7RpJkvR7YOiM=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=CeobZHUJQUvU/B9F9PTDGzQc16ztUZkp4gPCy+KiQjVzRL8QWo0wG3uFNCpjwvh0E i0KgwY0J0bzCBY/El5OlKHR1dljr2m2y1l0w4fLrd8OnPom5GNmlZ6XzfoP+16vz4+ PlLJMY6Xy6CcU7StsHZh/wTV6yHk80/FylX46YA0= From: Greg Kroah-Hartman To: linux-kernel@vger.kernel.org Cc: Greg Kroah-Hartman , stable@vger.kernel.org, Heiko Stuebner , Quentin Schulz , Linus Walleij Subject: [PATCH 5.19 097/717] gpio: rockchip: request GPIO mux to pinctrl when setting direction Date: Sat, 22 Oct 2022 09:19:36 +0200 Message-Id: <20221022072432.541382124@linuxfoundation.org> X-Mailer: git-send-email 2.38.1 In-Reply-To: <20221022072415.034382448@linuxfoundation.org> References: <20221022072415.034382448@linuxfoundation.org> User-Agent: quilt/0.67 MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit X-Spam-Status: No, score=-7.3 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_HI, SPF_HELO_NONE,SPF_PASS autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Quentin Schulz commit 8ea8af6c8469156ac2042d83d73f6b74eb4b4b45 upstream. Before the split of gpio and pinctrl sections in their own driver, rockchip_set_mux was called in pinmux_ops.gpio_set_direction for configuring a pin in its GPIO function. This is essential for cases where pinctrl is "bypassed" by gpio consumers otherwise the GPIO function is not configured for the pin and it does not work. Such was the case for the sysfs/libgpiod userspace GPIO handling. Let's call pinctrl_gpio_direction_input/output when setting the direction of a GPIO so that the pinctrl core requests from the rockchip pinctrl driver to put the pin in its GPIO function. Fixes: 9ce9a02039de ("pinctrl/rockchip: drop the gpio related codes") Fixes: 936ee2675eee ("gpio/rockchip: add driver for rockchip gpio") Cc: stable@vger.kernel.org Reviewed-by: Heiko Stuebner Signed-off-by: Quentin Schulz Link: https://lore.kernel.org/r/20220930132033.4003377-3-foss+kernel@0leil.net Signed-off-by: Linus Walleij Signed-off-by: Greg Kroah-Hartman --- drivers/gpio/gpio-rockchip.c | 7 +++++++ 1 file changed, 7 insertions(+) --- a/drivers/gpio/gpio-rockchip.c +++ b/drivers/gpio/gpio-rockchip.c @@ -19,6 +19,7 @@ #include #include #include +#include #include #include @@ -155,6 +156,12 @@ static int rockchip_gpio_set_direction(s unsigned long flags; u32 data = input ? 0 : 1; + + if (input) + pinctrl_gpio_direction_input(bank->pin_base + offset); + else + pinctrl_gpio_direction_output(bank->pin_base + offset); + raw_spin_lock_irqsave(&bank->slock, flags); rockchip_gpio_writel_bit(bank, offset, data, bank->gpio_regs->port_ddr); raw_spin_unlock_irqrestore(&bank->slock, flags);