Received: by 2002:a05:6358:1087:b0:cb:c9d3:cd90 with SMTP id j7csp3963805rwi; Sat, 22 Oct 2022 03:01:06 -0700 (PDT) X-Google-Smtp-Source: AMsMyM6k1CI4mozV+HNHziXVfT7zmj2vss6yogZjy4tm5rP4ehA1NZD/wjBpVYj9GvEYoHhIJ1T6 X-Received: by 2002:a05:6a00:194e:b0:566:5da:ea67 with SMTP id s14-20020a056a00194e00b0056605daea67mr24203824pfk.77.1666432866210; Sat, 22 Oct 2022 03:01:06 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1666432866; cv=none; d=google.com; s=arc-20160816; b=eJHjvBDH+JWy0w9IF3FGJU7AfpKazYsLbWkIiPqXIi4dLT8KdGHK7yTge1+RpIqcDG L5/LQAHIDjl04Mp6dkgv30S7gk9i5+fnVq1o6YkEJFMeBsOTweVPQyt3KZ/4xU3jD9Tf udFLumXFSoAYTDQHbsrDUfGB5lGS6hf+k7S5OG32E8B+xZLHTL/CRH5sWYOzOkjSNMUD Nv5GofDXsveLFXL2i69wAxqUaM+x53Qhyu9a9wA690W2FPoDjFhj+Jv4dzHyqJWYxe7p mm2q5yYeT6vUAikDAq/AU09FoKgLh9hJiJlOryABia4L5GQp+vOXrBritB7Xpo8n/w+u AnGg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :user-agent:references:in-reply-to:message-id:date:subject:cc:to :from:dkim-signature; bh=RHN2Ske92yvWhsHoCz4tAmIpOnu73nVOxi2Cc3hoDoI=; b=k+JnyXveQseUUrN6Bxb/JpCy8OMVY+mawOR/4KbDIwfybuVYOHiRuaAGXnavX1cXCH OA07icOSHCIxpQkN4tms8x/xPOweuDopLZRZrPHkjMHK7jk4BCHdBdagly8r+3KkmamW cMCW0CM32g+7BQt3Bn/QM/vYYURX8cC2kzyO542gilfWKGon4Ns6SjviRqtUb4cOhn6J M5jd9nipMEeOKbiBYJfTCYB1eTIQ7JoP+addFN9D26QT41FgAU9jqbvW7qzu+NUYzKAX rFi6u2BvMQaJwYBkBeeah4Eer7wBMtZLm1ZyavOq0YAABCxgHZt5aShrpe3Pf79PB8L9 zAXw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linuxfoundation.org header.s=korg header.b="KgRiq/Xf"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linuxfoundation.org Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id a127-20020a624d85000000b0056b94c5af48si733630pfb.307.2022.10.22.03.00.52; Sat, 22 Oct 2022 03:01:06 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@linuxfoundation.org header.s=korg header.b="KgRiq/Xf"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linuxfoundation.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S233486AbiJVIUK (ORCPT + 99 others); Sat, 22 Oct 2022 04:20:10 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:48884 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S233395AbiJVISX (ORCPT ); Sat, 22 Oct 2022 04:18:23 -0400 Received: from dfw.source.kernel.org (dfw.source.kernel.org [139.178.84.217]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id D84432DD78D; Sat, 22 Oct 2022 00:57:42 -0700 (PDT) Received: from smtp.kernel.org (relay.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by dfw.source.kernel.org (Postfix) with ESMTPS id E1DB060B28; Sat, 22 Oct 2022 07:51:34 +0000 (UTC) Received: by smtp.kernel.org (Postfix) with ESMTPSA id CC667C433D6; Sat, 22 Oct 2022 07:51:33 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=linuxfoundation.org; s=korg; t=1666425094; bh=BBEZSL/kEaLKT0nn3CDJDaoaCe8MaFX+1kU7JZ+z9Ck=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=KgRiq/XfINKJGQKX+dpteipttJAqA4u+POBmo0NcXj88yzDUMouSONZls4j08p32o 1HmbgRYJVDVjwn6Z4bNlb797y4clwT3abdVbSZtZdt10dK0U67W2kS/0vYCQA5GlSg IEc620PyvwIt+BkBQUEwhmHlhNTicbptd4x82EbE= From: Greg Kroah-Hartman To: linux-kernel@vger.kernel.org Cc: Greg Kroah-Hartman , stable@vger.kernel.org, Michael Walle , Andrew Lunn , Gregory CLEMENT , Sasha Levin Subject: [PATCH 5.19 360/717] ARM: dts: kirkwood: lsxl: fix serial line Date: Sat, 22 Oct 2022 09:23:59 +0200 Message-Id: <20221022072512.135209312@linuxfoundation.org> X-Mailer: git-send-email 2.38.1 In-Reply-To: <20221022072415.034382448@linuxfoundation.org> References: <20221022072415.034382448@linuxfoundation.org> User-Agent: quilt/0.67 MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit X-Spam-Status: No, score=-7.3 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_HI, SPF_HELO_NONE,SPF_PASS autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Michael Walle [ Upstream commit 04eabc6ac10fda9424606d9a7ab6ab9a5d95350a ] Commit 327e15428977 ("ARM: dts: kirkwood: consolidate common pinctrl settings") unknowingly broke the serial output on this board. Before this commit, the pinmux was still configured by the bootloader and the kernel didn't reconfigured it again. This was an oversight by the initial board support where the pinmux for the serial line was never configured by the kernel. But with this commit, the serial line will be reconfigured to the wrong pins. This is especially confusing, because the output still works, but the input doesn't. Presumingly, the input is reconfigured to MPP10, but the output is connected to both MPP11 and MPP5. Override the pinmux in the board device tree. Fixes: 327e15428977 ("ARM: dts: kirkwood: consolidate common pinctrl settings") Signed-off-by: Michael Walle Reviewed-by: Andrew Lunn Signed-off-by: Gregory CLEMENT Signed-off-by: Sasha Levin --- arch/arm/boot/dts/kirkwood-lsxl.dtsi | 5 +++++ 1 file changed, 5 insertions(+) diff --git a/arch/arm/boot/dts/kirkwood-lsxl.dtsi b/arch/arm/boot/dts/kirkwood-lsxl.dtsi index 7b151acb9984..321a40a98ed2 100644 --- a/arch/arm/boot/dts/kirkwood-lsxl.dtsi +++ b/arch/arm/boot/dts/kirkwood-lsxl.dtsi @@ -10,6 +10,11 @@ ocp@f1000000 { pinctrl: pin-controller@10000 { + /* Non-default UART pins */ + pmx_uart0: pmx-uart0 { + marvell,pins = "mpp4", "mpp5"; + }; + pmx_power_hdd: pmx-power-hdd { marvell,pins = "mpp10"; marvell,function = "gpo"; -- 2.35.1