Received: by 2002:a05:6358:1087:b0:cb:c9d3:cd90 with SMTP id j7csp6769728rwi; Mon, 24 Oct 2022 06:01:43 -0700 (PDT) X-Google-Smtp-Source: AMsMyM5Rjtki96dqaD23hio7J3aSe7cJtXY2clpJUqRcVfw8vYpnk4cyg6l9/KNMjn53fTnLK3uQ X-Received: by 2002:a63:4283:0:b0:457:dced:8ba3 with SMTP id p125-20020a634283000000b00457dced8ba3mr27840073pga.220.1666616502917; Mon, 24 Oct 2022 06:01:42 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1666616502; cv=none; d=google.com; s=arc-20160816; b=R1JzNL51p7ej+WngxDtNRSkZ9KtNIKhj780EQXIGjJhrdhawrIRZcDZw6gwL96ir+N rnIWhRcn3V3JP7D1LtUBSDX+COBRzJl/SO8tTo2N/PCQRZjAXcYHEfP90Seqfs2EMHPE 14Je91vlTax8U4Xw/wvS4EgMkrgn5gRwN3gkLDOHY62T9v9+K3e1PzE97MHJsW3TudML +CjuZVRK0UExIJ25AvzKBxuQpj8fbg3XzrgwZoYtkmULPfD1RzVkvoD7AAuzI6RZhqNY XcdK6oGYfF1SYhiQJXa0e65ZLNJkju9VZZzRkTEGz8x5AiwPjG1LZUK8YK+aYcGgMW8j YHrA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :user-agent:references:in-reply-to:message-id:date:subject:cc:to :from:dkim-signature; bh=RHN2Ske92yvWhsHoCz4tAmIpOnu73nVOxi2Cc3hoDoI=; b=HEYFnb4jmmBlHHPld7Mrt+zE273hHYRc9I2wQx6w5ecb0XN9OehDVOpiz8HgbPrqa4 W61F6O4vE7Q6urOUUMoGwYZ7Y1JgtspnNtgMGED3kgLJ5KXCZiviZ533r4sPLfIw2LLM LO5Ag6/WQMVc29R4xXR7Qb9XnZ8JrPgMW3RozVho6e13U+EE66mTNZbKQDAvQqYiPZfd EgMehtrG3MNBFa5fnsF8yHLh+SVivo3r5WIcgsXJ3z5WihGi1IO5S5mDJVYPng1p/Akv qvu4crrfOysKKYEnlJogoLsZR9VkKwlItI5FGKhL3egsjgjEn7ck6hsmB1AdPN7YOwJS 0TnQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linuxfoundation.org header.s=korg header.b=QotdaSOM; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linuxfoundation.org Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id r192-20020a632bc9000000b0044e466f478dsi6907531pgr.204.2022.10.24.06.01.26; Mon, 24 Oct 2022 06:01:42 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@linuxfoundation.org header.s=korg header.b=QotdaSOM; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linuxfoundation.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S234833AbiJXNA0 (ORCPT + 99 others); Mon, 24 Oct 2022 09:00:26 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:54140 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S232122AbiJXM63 (ORCPT ); Mon, 24 Oct 2022 08:58:29 -0400 Received: from dfw.source.kernel.org (dfw.source.kernel.org [IPv6:2604:1380:4641:c500::1]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id B4296981CF; Mon, 24 Oct 2022 05:17:17 -0700 (PDT) Received: from smtp.kernel.org (relay.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by dfw.source.kernel.org (Postfix) with ESMTPS id DDDB761286; Mon, 24 Oct 2022 11:50:05 +0000 (UTC) Received: by smtp.kernel.org (Postfix) with ESMTPSA id EFB4BC433D6; Mon, 24 Oct 2022 11:50:04 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=linuxfoundation.org; s=korg; t=1666612205; bh=BBEZSL/kEaLKT0nn3CDJDaoaCe8MaFX+1kU7JZ+z9Ck=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=QotdaSOMakNZsKCppLdr+ert4ConasfJd2QUp599h1aygca2noXAgy9bgvhvYkTyB vn6NxbQL5t7m3AMrF5IXufw7TVs9k2BgIkzITXIUS1WJg+vf/r7TtuvhcwqNKZmUPv k7Bqc2PneutNz67IhDTlqp3ATM/a4rE2P2CHzmgQ= From: Greg Kroah-Hartman To: linux-kernel@vger.kernel.org Cc: Greg Kroah-Hartman , stable@vger.kernel.org, Michael Walle , Andrew Lunn , Gregory CLEMENT , Sasha Levin Subject: [PATCH 4.14 110/210] ARM: dts: kirkwood: lsxl: fix serial line Date: Mon, 24 Oct 2022 13:30:27 +0200 Message-Id: <20221024113000.576191265@linuxfoundation.org> X-Mailer: git-send-email 2.38.1 In-Reply-To: <20221024112956.797777597@linuxfoundation.org> References: <20221024112956.797777597@linuxfoundation.org> User-Agent: quilt/0.67 MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit X-Spam-Status: No, score=-7.6 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_HI, SPF_HELO_NONE,SPF_PASS autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Michael Walle [ Upstream commit 04eabc6ac10fda9424606d9a7ab6ab9a5d95350a ] Commit 327e15428977 ("ARM: dts: kirkwood: consolidate common pinctrl settings") unknowingly broke the serial output on this board. Before this commit, the pinmux was still configured by the bootloader and the kernel didn't reconfigured it again. This was an oversight by the initial board support where the pinmux for the serial line was never configured by the kernel. But with this commit, the serial line will be reconfigured to the wrong pins. This is especially confusing, because the output still works, but the input doesn't. Presumingly, the input is reconfigured to MPP10, but the output is connected to both MPP11 and MPP5. Override the pinmux in the board device tree. Fixes: 327e15428977 ("ARM: dts: kirkwood: consolidate common pinctrl settings") Signed-off-by: Michael Walle Reviewed-by: Andrew Lunn Signed-off-by: Gregory CLEMENT Signed-off-by: Sasha Levin --- arch/arm/boot/dts/kirkwood-lsxl.dtsi | 5 +++++ 1 file changed, 5 insertions(+) diff --git a/arch/arm/boot/dts/kirkwood-lsxl.dtsi b/arch/arm/boot/dts/kirkwood-lsxl.dtsi index 7b151acb9984..321a40a98ed2 100644 --- a/arch/arm/boot/dts/kirkwood-lsxl.dtsi +++ b/arch/arm/boot/dts/kirkwood-lsxl.dtsi @@ -10,6 +10,11 @@ ocp@f1000000 { pinctrl: pin-controller@10000 { + /* Non-default UART pins */ + pmx_uart0: pmx-uart0 { + marvell,pins = "mpp4", "mpp5"; + }; + pmx_power_hdd: pmx-power-hdd { marvell,pins = "mpp10"; marvell,function = "gpo"; -- 2.35.1