Received: by 2002:a05:6358:1087:b0:cb:c9d3:cd90 with SMTP id j7csp7260952rwi; Mon, 24 Oct 2022 12:02:15 -0700 (PDT) X-Google-Smtp-Source: AMsMyM5EvIqTWmkY0eiQYfzReCBwrVSGuMWdvYo/nxzxtzX+moSd/iGWMu0k8bRdwAglASje7cxb X-Received: by 2002:a17:903:1c6:b0:185:47ce:f4f0 with SMTP id e6-20020a17090301c600b0018547cef4f0mr35562126plh.132.1666638125201; Mon, 24 Oct 2022 12:02:05 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1666638125; cv=none; d=google.com; s=arc-20160816; b=jOZxdHt8etKywvCoQPIWxBPLKk2ugypNJSnmdatfqJUvCAwbwrhrevKLbkbUncLZ6t gFWISJtsJ7FCsMZr7GPNyZcJMaG34/3jqcsuJ9Tp44CtuBDE3Lufe/uzxJ4eNbSf0JP4 GxcuGXjbxwRFwUA9Ev/sxqexQ+TL/K//bghgWEBl5/a/fCxryMkIbYxozjxhANyq8y+e 1iXBGX5i8MQpGfXyBquDza0/C5RIbn3X/JhPSiiASuOI7cd9Sh+2dt1pKk6lvkqIt1Yl VckDFbY8x06kgl7h8q6ZpwRs4ycaUXy7HB8MaCq/qo4OwgTvIApBloeEleULONdZ/8wV 7row== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :organization:references:in-reply-to:message-id:subject:cc:to:from :date; bh=mTQD5URV4h1qHFMJNzZ/G54NeW7EDSjhKMIf/oEhC1s=; b=Eg75s+J9S4DxzTxfW3pjePB/X1xTsjOYRb2sIJbanfX7xtR/1Oh2t4pg+zvam+jS73 TIx20OjYjJUFze1UYpV95OUnFdDkOFgkZANa2UXMJpD7KppDKqS0pPUoC/iEkOm7Br9r aXZpciY/A+EZHb2cOhdaKukzt//ejXOMmuATxrGz343BFTS6Alp4nV/jx+7KqsKNBr9V tCqX+ykhNloBqHGKVtqi6bGc2izebKG3Pnyvt/O3ijs/YM7eJqy22nEvXW7BTVK0yKlC GUZBn97OL49S+9lsLaE4heMk3uiEsCB2yN5YtYoJmm8S/u3ZoeO8Y3RNhPc4XZoUXI2Y uSlQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id o16-20020a637e50000000b0046edd621584si315713pgn.185.2022.10.24.12.01.52; Mon, 24 Oct 2022 12:02:05 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231558AbiJXSo0 (ORCPT + 99 others); Mon, 24 Oct 2022 14:44:26 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:41856 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S232348AbiJXSnh (ORCPT ); Mon, 24 Oct 2022 14:43:37 -0400 Received: from foss.arm.com (foss.arm.com [217.140.110.172]) by lindbergh.monkeyblade.net (Postfix) with ESMTP id E02E6144089; Mon, 24 Oct 2022 10:25:51 -0700 (PDT) Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.121.207.14]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id BBAC4D6E; Mon, 24 Oct 2022 07:56:49 -0700 (PDT) Received: from donnerap.cambridge.arm.com (usa-sjc-imap-foss1.foss.arm.com [10.121.207.14]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id B75B83F792; Mon, 24 Oct 2022 07:56:41 -0700 (PDT) Date: Mon, 24 Oct 2022 15:56:39 +0100 From: Andre Przywara To: Icenowy Zheng Cc: Rob Herring , Krzysztof Kozlowski , Chen-Yu Tsai , Jernej Skrabec , Samuel Holland , Greg Kroah-Hartman , soc@kernel.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-sunxi@lists.linux.dev, linux-phy@lists.infradead.org, linux-usb@vger.kernel.org Subject: Re: [PATCH v2 10/10] ARM: dts: suniv: add device tree for PopStick v1.1 Message-ID: <20221024155639.5e97d205@donnerap.cambridge.arm.com> In-Reply-To: <20221012055602.1544944-11-uwu@icenowy.me> References: <20221012055602.1544944-1-uwu@icenowy.me> <20221012055602.1544944-11-uwu@icenowy.me> Organization: ARM X-Mailer: Claws Mail 3.18.0 (GTK+ 2.24.32; aarch64-unknown-linux-gnu) MIME-Version: 1.0 Content-Type: text/plain; charset=US-ASCII Content-Transfer-Encoding: 7bit X-Spam-Status: No, score=-4.2 required=5.0 tests=BAYES_00,RCVD_IN_DNSWL_MED, SPF_HELO_NONE,SPF_NONE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Wed, 12 Oct 2022 13:56:02 +0800 Icenowy Zheng wrote: Hi, > PopStick is a minimal Allwinner F1C200s dongle, with its USB controller > wired to a USB Type-A port, a SD slot and a SPI NAND flash on board, and > an on-board CH340 USB-UART converted connected to F1C200s's UART0. > > Add a device tree for it. As F1C200s is just F1C100s with a different > DRAM chip co-packaged, directly use F1C100s DTSI here. > > This commit covers the v1.1 version of this board, which is now shipped. > v1.0 is some internal sample that have not been shipped at all. As mentioned in the other patch, if that is the case, I don't think we need to bother about the version number in the filename and compatible strings, especially if a v1.0 will never be upstreamed. If there are users of the internal version still, they can use an explicit "v1.0" in their downstream versions. So apart from what Krzysztof and Clement already mentioned, the DT itself looks fine to me otherwise. I also ran dt-validate on it, and used it as a base for another F1C200s board. Cheers, Andre > Signed-off-by: Icenowy Zheng > --- > New patch introduced in v2. > > arch/arm/boot/dts/Makefile | 3 +- > .../boot/dts/suniv-f1c200s-popstick-v1.1.dts | 101 ++++++++++++++++++ > 2 files changed, 103 insertions(+), 1 deletion(-) > create mode 100644 arch/arm/boot/dts/suniv-f1c200s-popstick-v1.1.dts > > diff --git a/arch/arm/boot/dts/Makefile b/arch/arm/boot/dts/Makefile > index 6aa7dc4db2fc..0249c07bd8a6 100644 > --- a/arch/arm/boot/dts/Makefile > +++ b/arch/arm/boot/dts/Makefile > @@ -1391,7 +1391,8 @@ dtb-$(CONFIG_MACH_SUN9I) += \ > sun9i-a80-optimus.dtb \ > sun9i-a80-cubieboard4.dtb > dtb-$(CONFIG_MACH_SUNIV) += \ > - suniv-f1c100s-licheepi-nano.dtb > + suniv-f1c100s-licheepi-nano.dtb \ > + suniv-f1c200s-popstick-v1.1.dtb > dtb-$(CONFIG_ARCH_TEGRA_2x_SOC) += \ > tegra20-acer-a500-picasso.dtb \ > tegra20-asus-tf101.dtb \ > diff --git a/arch/arm/boot/dts/suniv-f1c200s-popstick-v1.1.dts b/arch/arm/boot/dts/suniv-f1c200s-popstick-v1.1.dts > new file mode 100644 > index 000000000000..121dfc6f609d > --- /dev/null > +++ b/arch/arm/boot/dts/suniv-f1c200s-popstick-v1.1.dts > @@ -0,0 +1,101 @@ > +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) > +/* > + * Copyright 2022 Icenowy Zheng > + */ > + > +/dts-v1/; > +#include "suniv-f1c100s.dtsi" > + > +#include > +#include > + > +/ { > + model = "Popcorn Computer PopStick v1.1"; > + compatible = "sourceparts,popstick-v1.1", "sourceparts,popstick", > + "allwinner,suniv-f1c200s", "allwinner,suniv-f1c100s"; > + > + aliases { > + mmc0 = &mmc0; > + serial0 = &uart0; > + spi0 = &spi0; > + }; > + > + chosen { > + stdout-path = "serial0:115200n8"; > + }; > + > + leds { > + compatible = "gpio-leds"; > + > + led { > + function = LED_FUNCTION_STATUS; > + color = ; > + gpios = <&pio 4 6 GPIO_ACTIVE_HIGH>; /* PE6 */ > + linux,default-trigger = "heartbeat"; > + }; > + }; > + > + reg_vcc3v3: vcc3v3 { > + compatible = "regulator-fixed"; > + regulator-name = "vcc3v3"; > + regulator-min-microvolt = <3300000>; > + regulator-max-microvolt = <3300000>; > + }; > +}; > + > +&mmc0 { > + cd-gpios = <&pio 4 3 GPIO_ACTIVE_LOW>; /* PE3 */ > + bus-width = <4>; > + disable-wp; > + status = "okay"; > + vmmc-supply = <®_vcc3v3>; > +}; > + > +&spi0 { > + pinctrl-names = "default"; > + pinctrl-0 = <&spi0_pc_pins>; > + status = "okay"; > + > + flash@0 { > + #address-cells = <1>; > + #size-cells = <1>; > + compatible = "spi-nand"; > + reg = <0>; > + spi-max-frequency = <40000000>; > + > + partitions { > + compatible = "fixed-partitions"; > + #address-cells = <1>; > + #size-cells = <1>; > + > + partition@0 { > + label = "u-boot-with-spl"; > + reg = <0x0 0x100000>; > + }; > + > + ubi@100000 { > + label = "ubi"; > + reg = <0x100000 0x7f00000>; > + }; > + }; > + }; > +}; > + > +&otg_sram { > + status = "okay"; > +}; > + > +&uart0 { > + pinctrl-names = "default"; > + pinctrl-0 = <&uart0_pe_pins>; > + status = "okay"; > +}; > + > +&usb_otg { > + dr_mode = "peripheral"; > + status = "okay"; > +}; > + > +&usbphy { > + status = "okay"; > +};