Received: by 2002:a05:6358:1087:b0:cb:c9d3:cd90 with SMTP id j7csp7421240rwi; Mon, 24 Oct 2022 14:31:22 -0700 (PDT) X-Google-Smtp-Source: AMsMyM4bi9HH9a+lTCSaKwaqPbr+2Pg3vrB/btah6rsb98wQ/yXf0nGZ0O/47fG31O098j77Yu+B X-Received: by 2002:a17:906:5a48:b0:78e:18a1:32ba with SMTP id my8-20020a1709065a4800b0078e18a132bamr29559908ejc.346.1666647082079; Mon, 24 Oct 2022 14:31:22 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1666647082; cv=none; d=google.com; s=arc-20160816; b=KgSyQWhPiriq0blqOmdKdiKI1/CvuvXUsbCZq5VzK5ox1glYLB9oD89/czV6n7t+oh 3LpBNAFZ70dtZ1mWERi5FrMA+2ZrzOlrlkjTXpgF7c8tQh6nqFCqaZk/vUeRniMJKbjB 5jbD7yUlAufwInmSzKQA/h93B6mfg8iKXswdaPTogUkYmoWsL9YMA+ABFZ/KWMm/bote lu5fdYwvwOCgU5yc0C3ubh1TMF9x6D78TfKp817MbKBeWdqWq3nIeqr5nWjbJq2rWHbQ E+pb4pcw5Ih3av9UhyyoHW4zMsfiBX3WiObV8PHnIR9OocA0CmFiBr5DTUzLsPXaGoVR OrmA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :user-agent:references:in-reply-to:message-id:date:subject:cc:to :from:dkim-signature; bh=RHN2Ske92yvWhsHoCz4tAmIpOnu73nVOxi2Cc3hoDoI=; b=gFzF63yTxMZYN9c90yL2yp51AjsK9FiKIKCWaIIirB6YrS9HecdpLBU8pE0/sqGmjl fNtqSTrfUqJsWKls8viD0ehD74FBCijfoQOsjy6gEOMKQoVHuVXDDowzMsyiGPdwxl4q d6V3wgHzdMgLGSd03osjB15gLjq0rJuLSpxZxSCHEPa6DmBrC/1RDB88BJ3PUSwHGC2w x/vmy36hys43ifoTBh7oFUrvVwTDZ0PiH6dQaQ/ebCwviixvQNZqfX2Zossf8659dmIa tM5zVu5E63yWM9gui3PA7d6UynsGlR0OtkIPHM9oQgZSOnziZjukV3tBxMxujuaML69s 5f6w== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linuxfoundation.org header.s=korg header.b=jwVw9vl3; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linuxfoundation.org Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id h6-20020a1709060f4600b0078a10c159b4si741620ejj.290.2022.10.24.14.30.51; Mon, 24 Oct 2022 14:31:22 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@linuxfoundation.org header.s=korg header.b=jwVw9vl3; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linuxfoundation.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S234829AbiJXUk5 (ORCPT + 99 others); Mon, 24 Oct 2022 16:40:57 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:42638 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S234867AbiJXUjU (ORCPT ); Mon, 24 Oct 2022 16:39:20 -0400 Received: from ams.source.kernel.org (ams.source.kernel.org [IPv6:2604:1380:4601:e00::1]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id DFF87C58BB; Mon, 24 Oct 2022 11:50:13 -0700 (PDT) Received: from smtp.kernel.org (relay.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by ams.source.kernel.org (Postfix) with ESMTPS id 93296B819AC; Mon, 24 Oct 2022 12:44:08 +0000 (UTC) Received: by smtp.kernel.org (Postfix) with ESMTPSA id EFC1EC433D6; Mon, 24 Oct 2022 12:44:06 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=linuxfoundation.org; s=korg; t=1666615447; bh=BBEZSL/kEaLKT0nn3CDJDaoaCe8MaFX+1kU7JZ+z9Ck=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=jwVw9vl3l8E6jKPbcuAonA4oJLSV9LLxocV3Uhv87bp23VzTmR62X3J/sjlQ5BcgS Y5J9j1mXcmG8pvOnvfitphIEcJ+98go0fcXbn6TjuO9sepZQxmv9/PUZzU0zLXKPbm B0n0Vl/mQqabiD3wkx86mQBzUBHifTHEvPNYr08E= From: Greg Kroah-Hartman To: linux-kernel@vger.kernel.org Cc: Greg Kroah-Hartman , stable@vger.kernel.org, Michael Walle , Andrew Lunn , Gregory CLEMENT , Sasha Levin Subject: [PATCH 5.15 254/530] ARM: dts: kirkwood: lsxl: fix serial line Date: Mon, 24 Oct 2022 13:29:58 +0200 Message-Id: <20221024113056.581027053@linuxfoundation.org> X-Mailer: git-send-email 2.38.1 In-Reply-To: <20221024113044.976326639@linuxfoundation.org> References: <20221024113044.976326639@linuxfoundation.org> User-Agent: quilt/0.67 MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit X-Spam-Status: No, score=-7.6 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_HI, SPF_HELO_NONE,SPF_PASS autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Michael Walle [ Upstream commit 04eabc6ac10fda9424606d9a7ab6ab9a5d95350a ] Commit 327e15428977 ("ARM: dts: kirkwood: consolidate common pinctrl settings") unknowingly broke the serial output on this board. Before this commit, the pinmux was still configured by the bootloader and the kernel didn't reconfigured it again. This was an oversight by the initial board support where the pinmux for the serial line was never configured by the kernel. But with this commit, the serial line will be reconfigured to the wrong pins. This is especially confusing, because the output still works, but the input doesn't. Presumingly, the input is reconfigured to MPP10, but the output is connected to both MPP11 and MPP5. Override the pinmux in the board device tree. Fixes: 327e15428977 ("ARM: dts: kirkwood: consolidate common pinctrl settings") Signed-off-by: Michael Walle Reviewed-by: Andrew Lunn Signed-off-by: Gregory CLEMENT Signed-off-by: Sasha Levin --- arch/arm/boot/dts/kirkwood-lsxl.dtsi | 5 +++++ 1 file changed, 5 insertions(+) diff --git a/arch/arm/boot/dts/kirkwood-lsxl.dtsi b/arch/arm/boot/dts/kirkwood-lsxl.dtsi index 7b151acb9984..321a40a98ed2 100644 --- a/arch/arm/boot/dts/kirkwood-lsxl.dtsi +++ b/arch/arm/boot/dts/kirkwood-lsxl.dtsi @@ -10,6 +10,11 @@ ocp@f1000000 { pinctrl: pin-controller@10000 { + /* Non-default UART pins */ + pmx_uart0: pmx-uart0 { + marvell,pins = "mpp4", "mpp5"; + }; + pmx_power_hdd: pmx-power-hdd { marvell,pins = "mpp10"; marvell,function = "gpo"; -- 2.35.1