Received: by 2002:a05:6358:1087:b0:cb:c9d3:cd90 with SMTP id j7csp8868124rwi; Tue, 25 Oct 2022 11:52:35 -0700 (PDT) X-Google-Smtp-Source: AMsMyM55/qLVW6So6sfS9XHTJ/Mr2OclnQaynk6rlBFffES4DwXC4Uio06f/6Hab5/ZnuC0HBfna X-Received: by 2002:a17:903:110f:b0:178:ae31:ab2 with SMTP id n15-20020a170903110f00b00178ae310ab2mr40182928plh.89.1666723955016; Tue, 25 Oct 2022 11:52:35 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1666723955; cv=none; d=google.com; s=arc-20160816; b=rvENiNxMKaTcTmaBA8Pikmfa8OIcBBPPFDsgRWTe5YGdBVa0IOEsU5F4DVWd81a0F6 OkTGuxD/SWbi8pDMm+h71ZIeoR1gAC3pWkcy+AjFFujBj56m2I3wz7vEHLHoQXYkE9v2 YgZNtFuRBT1/wUly9LBP3Bm04If3XNFu3c8te7Waho6lybSnmlVC0xTuvZF3IgYVZCQE Mtr9SOVZzYTpc8f6wLqc7ve9wJg8vgGREmUXA+S9w8cbwTx4yjvAKTmH1+BFlTf/fLZL YHSsGiRaR7ZlUbZfZKE0SgvuDSlEHBnZGEQ4Q3vQCDqPT4LbdeedPYv/Q2vqeYej+yTl Ws0A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:user-agent:references:in-reply-to :subject:cc:to:from:message-id:date:dkim-signature; bh=Nwlt45sZwvrxIJtukdTcY/ECPIL2XsxeN9P7QvauxZY=; b=kKowpjEubEyCtQfGURq/iO8yqkRvE+DSKJVEw68T14Dj4w2Nt7xlixEkfj1chkYCbh zINrdrrodaGB9HdGfWNMDyfhIUK4fd7FUkvq2eJ7dgWQY5JBT0DxjNOrDvRf1WQRTfl3 +6KS7stXAmM6wCbArJHdcSkSgp+9DOliE0D/DIjcmyZR9TNRIVl7Wj0xA96PPXYRhC94 BJgfYktDisrGmqfkKWmehUjyIpfHLFYWgjhCdKSfHlHvJb/ERndGQ1Q7uZBY1bU0C+ur TXH1p7z8zeaSTen5iRMCXnNMcF9RCw1ANSawPPw/2uSKi/eDHAk9zSF8AOzDKzcyFoO4 PejA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=FF+Nr1xj; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id h19-20020a63f913000000b0046ec7b397e1si3936615pgi.759.2022.10.25.11.52.18; Tue, 25 Oct 2022 11:52:35 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=FF+Nr1xj; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S233006AbiJYSqm (ORCPT + 99 others); Tue, 25 Oct 2022 14:46:42 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:47450 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S233009AbiJYSqZ (ORCPT ); Tue, 25 Oct 2022 14:46:25 -0400 Received: from mga09.intel.com (mga09.intel.com [134.134.136.24]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 7438791847 for ; Tue, 25 Oct 2022 11:46:06 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1666723570; x=1698259570; h=date:message-id:from:to:cc:subject:in-reply-to: references:mime-version; bh=ILXUiOOxOrpGmkisDJww3yxMn0TF5ikM+l8GlhryBRo=; b=FF+Nr1xjpT73D9VwAHJg5J3qY48i0unpbNcKhFtkzb52Jb+0cGwDZPT+ 6+m1ZaPiRqHHZiLaKybj8p/KyZqmbmrA6UBfzQV542tyd3RwWAxFqyp57 HifPGO4XjKyWdp8HWbPzSGg/KT/BvwrGuOyl/vy/9aQToRUbdAxIwxmyt +AQ3YNXnp+sPSBx8YqQrwUxeWw7OdCw/WF94y0pEgS5+Birv7GVMRmO6r mB7PaLQVx+9i7aQbvVbv7cC/R93EWibtnwpVaRPIWOVAEWmVCYZW0XfJg xsMeAJaBjYZGuy4Eu438TzJi8jrI7ymwN6Igk35bO2Fzvh1+quMqfwYwK A==; X-IronPort-AV: E=McAfee;i="6500,9779,10511"; a="308856661" X-IronPort-AV: E=Sophos;i="5.95,212,1661842800"; d="scan'208";a="308856661" Received: from orsmga004.jf.intel.com ([10.7.209.38]) by orsmga102.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 25 Oct 2022 11:46:06 -0700 X-IronPort-AV: E=McAfee;i="6500,9779,10511"; a="757028549" X-IronPort-AV: E=Sophos;i="5.95,212,1661842800"; d="scan'208";a="757028549" Received: from adixit-mobl.amr.corp.intel.com (HELO adixit-arch.intel.com) ([10.212.213.83]) by orsmga004-auth.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 25 Oct 2022 11:46:05 -0700 Date: Tue, 25 Oct 2022 11:45:39 -0700 Message-ID: <87ilk7pwrw.wl-ashutosh.dixit@intel.com> From: "Dixit, Ashutosh" To: Andi Shyti Cc: Gwan-gyeong Mun , , , , Nick Desaulniers , linux-kernel@vger.kernel.org Subject: Re: [PATCH] drm/i915/hwmon: Fix a build error used with clang compiler In-Reply-To: References: <20221024210953.1572998-1-gwan-gyeong.mun@intel.com> <87mt9kppb6.wl-ashutosh.dixit@intel.com> User-Agent: Wanderlust/2.15.9 (Almost Unreal) SEMI-EPG/1.14.7 (Harue) FLIM-LB/1.14.9 (=?ISO-8859-4?Q?Goj=F2?=) APEL-LB/10.8 EasyPG/1.0.0 Emacs/28.2 (x86_64-pc-linux-gnu) MULE/6.0 (HANACHIRUSATO) MIME-Version: 1.0 (generated by SEMI-EPG 1.14.7 - "Harue") Content-Type: text/plain; charset=US-ASCII X-Spam-Status: No, score=-4.9 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_MED, RCVD_IN_MSPIKE_H3,RCVD_IN_MSPIKE_WL,SPF_HELO_NONE,SPF_NONE, URIBL_BLOCKED autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Tue, 25 Oct 2022 02:25:06 -0700, Andi Shyti wrote: > > Hi Ashutosh, Hi Andi :) > > > If a non-constant variable is used as the first argument of the FIELD_PREP > > > macro, a build error occurs when using the clang compiler. A "non-constant variable" does not seem to be the cause of the compile error with clang, see below. > > > > drivers/gpu/drm/i915/i915_hwmon.c:115:16: error: result of comparison of constant 18446744073709551615 with expression of type 'typeof (_Generic((field_msk), char: (unsigned char)0, unsigned char: (unsigned char)0, signed char: (unsigned char)0, unsigned short: (unsigned short)0, short: (unsigned short)0, unsigned int: (unsigned int)0, int: (unsigned int)0, unsigned long: (unsigned long)0, long: (unsigned long)0, unsigned long long: (unsigned long long)0, long long: (unsigned long long)0, default: (field_msk)))' (aka 'unsigned int') is always false [-Werror,-Wtautological-constant-out-of-range-compare] > > > > What is 18446744073709551615? You may want to limit the length of this line > > or checkpatch doesn't complain? > > yeah! I am not a clang user, and this must be some ugly error > output. I don't think it makes sense to break it, though. 18446744073709551615 == ~0ull (see use in __BF_FIELD_CHECK). > > > > bits_to_set = FIELD_PREP(field_msk, nval); > > > ^~~~~~~~~~~~~~~~~~~~~~~~~~~ > > > ./include/linux/bitfield.h:114:3: note: expanded from macro 'FIELD_PREP' > > > __BF_FIELD_CHECK(_mask, 0ULL, _val, "FIELD_PREP: "); \ > > > ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ > > > ./include/linux/bitfield.h:71:53: note: expanded from macro '__BF_FIELD_CHECK' > > > BUILD_BUG_ON_MSG(__bf_cast_unsigned(_mask, _mask) > \ So clang seems to break here at this line in __BF_FIELD_CHECK (note ~0ull also occurs here): BUILD_BUG_ON_MSG(__bf_cast_unsigned(_mask, _mask) > \ __bf_cast_unsigned(_reg, ~0ull), \ _pfx "type of reg too small for mask"); \ So it goes through previous checks including the "mask is not constant" check. As Nick Desaulniers mentions "__builtin_constant_p is evaluated after most optimizations have run" so by that time both compilers (gcc and clang) have figured out that even though _mask is coming in as function argument it is really the constant below: #define PKG_PWR_LIM_1 REG_GENMASK(14, 0) But it is not clear why clang chokes on this "type of reg too small for mask" check (and gcc doesn't) since everything is u32. It is for this reason I want someone from llvm to chime in. > > > ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~~~~ > > > ./include/linux/build_bug.h:39:58: note: expanded from macro 'BUILD_BUG_ON_MSG' > > > ~~~~~~~~~~~~~~~~~~~~~^~~~~~~~~~~ > > > ./include/linux/compiler_types.h:357:22: note: expanded from macro 'compiletime_assert' > > > _compiletime_assert(condition, msg, __compiletime_assert_, __COUNTER__) > > > ~~~~~~~~~~~~~~~~~~~~^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ > > > ./include/linux/compiler_types.h:345:23: note: expanded from macro '_compiletime_assert' > > > __compiletime_assert(condition, msg, prefix, suffix) > > > ~~~~~~~~~~~~~~~~~~~~~^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ > > > ./include/linux/compiler_types.h:337:9: note: expanded from macro '__compiletime_assert' > > > if (!(condition)) \ > > > > > > Fixes: 99f55efb7911 ("drm/i915/hwmon: Power PL1 limit and TDP setting") > > > Cc: Ashutosh Dixit > > > Cc: Anshuman Gupta > > > Cc: Andi Shyti > > > Signed-off-by: Gwan-gyeong Mun > > > --- > > > drivers/gpu/drm/i915/i915_hwmon.c | 12 +++--------- > > > 1 file changed, 3 insertions(+), 9 deletions(-) > > > > > > diff --git a/drivers/gpu/drm/i915/i915_hwmon.c b/drivers/gpu/drm/i915/i915_hwmon.c > > > index 9e9781493025..782a621b1928 100644 > > > --- a/drivers/gpu/drm/i915/i915_hwmon.c > > > +++ b/drivers/gpu/drm/i915/i915_hwmon.c > > > @@ -101,21 +101,16 @@ hwm_field_read_and_scale(struct hwm_drvdata *ddat, i915_reg_t rgadr, > > > > > > static void > > > hwm_field_scale_and_write(struct hwm_drvdata *ddat, i915_reg_t rgadr, > > > - u32 field_msk, int nshift, > > > - unsigned int scale_factor, long lval) > > > + int nshift, unsigned int scale_factor, long lval) > > > { > > > u32 nval; > > > - u32 bits_to_clear; > > > - u32 bits_to_set; > > > > > > /* Computation in 64-bits to avoid overflow. Round to nearest. */ > > > nval = DIV_ROUND_CLOSEST_ULL((u64)lval << nshift, scale_factor); > > > > > > - bits_to_clear = field_msk; > > > - bits_to_set = FIELD_PREP(field_msk, nval); > > > - > > > hwm_locked_with_pm_intel_uncore_rmw(ddat, rgadr, > > > - bits_to_clear, bits_to_set); > > > + PKG_PWR_LIM_1, > > > + FIELD_PREP(PKG_PWR_LIM_1, nval)); > > > > I don't want to give up so easily. We might have future uses for the > > function where we want field_msk to be passed into the function (rather > > than set inside the function as in this patch). > > > > Do we understand what clang is complaining about? And why this compiles > > with gcc? > > Because we are not compiling the builtin functions with gcc but > gcc has support for them. The FIELD_PREP checks if the first > parameter is a constant: > > BUILD_BUG_ON_MSG(!__builtin_constant_p(_mask), > > where _mask was our field_mask, but we ignore it. Apparently > clang doesn't. So we have debunked this above. > If we want to stick to gcc only, then I still think the patch is > correct for two reasons: > > 1. it's cleaner > 2. we would get on with the job and if one day we will decide > to suppport builtin functions in gcc as well, we will sleep > peacefully :) I disagree with the patch even if we need to fix this in i915 (rather than say change the headers or something in clang). Note that hwm_field_scale_and_write() pairs with hwm_field_read_and_scale() (they are basically a set/get pair) so it is desirable they have identical arguments. This patch breaks that symmetry. If we have to fix this in i915, I prefer the following patch (so just skip the checks in FIELD_PREP): @@ -112,7 +112,7 @@ hwm_field_scale_and_write(struct hwm_drvdata *ddat, i915_reg_t rgadr, nval = DIV_ROUND_CLOSEST_ULL((u64)lval << nshift, scale_factor); bits_to_clear = field_msk; - bits_to_set = FIELD_PREP(field_msk, nval); + bits_to_set = (nval << __bf_shf(field_msk)) & field_msk; hwm_locked_with_pm_intel_uncore_rmw(ddat, rgadr, But I'd wait to hear from clang/llvm folks first. > > Copying llvm@lists.linux.dev too. > > maybe llvm folks have a better opinion. > Thanks. -- Ashutosh > > > } > > > > > > /* > > > @@ -406,7 +401,6 @@ hwm_power_write(struct hwm_drvdata *ddat, u32 attr, int chan, long val) > > > case hwmon_power_max: > > > hwm_field_scale_and_write(ddat, > > > hwmon->rg.pkg_rapl_limit, > > > - PKG_PWR_LIM_1, > > > hwmon->scl_shift_power, > > > SF_POWER, val); > > > return 0; > > > -- > > > 2.37.1 > > >