Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20;
Date:   Thu, 27 Oct 2022 13:43:23 +0100
From:   Paul Cercueil <paul@crapouillou.net>
Subject: Re: [PATCH v2 5/6] clk: ingenic: Add X1000 audio clocks
To:     Aidan MacDonald <aidanmacdonald.0x0@gmail.com>
Cc:     mturquette@baylibre.com, sboyd@kernel.org, robh+dt@kernel.org,
        krzysztof.kozlowski+dt@linaro.org, zhouyu@wanyeetech.com,
        linux-mips@vger.kernel.org, linux-clk@vger.kernel.org,
        devicetree@vger.kernel.org, linux-kernel@vger.kernel.org
Message-Id: <BOWEKR.6I1HK0CSJNAT@crapouillou.net>
In-Reply-To: <20221026194345.243007-6-aidanmacdonald.0x0@gmail.com>
References: <20221026194345.243007-1-aidanmacdonald.0x0@gmail.com>
        <20221026194345.243007-6-aidanmacdonald.0x0@gmail.com>
MIME-Version: 1.0
Content-Type: text/plain; charset=iso-8859-1; format=flowed
Content-Transfer-Encoding: quoted-printable
Precedence: bulk

Hi Aidan,

Le mer. 26 oct. 2022 =E0 20:43:44 +0100, Aidan MacDonald=20
<aidanmacdonald.0x0@gmail.com> a =E9crit :
> The X1000's CGU supplies the I2S system clock to the AIC module
> and ultimately the audio codec, represented by the "i2s" clock.
> It is a simple mux which can either pass through EXCLK or a PLL
> multiplied by a fractional divider (the "i2s_pll" clock).
>=20
> The AIC contains a separate 1/N divider controlled by the I2S
> driver, which generates the bit clock from the system clock.
> The frame clock is always fixed to 1/64th of the bit clock.
>=20
> Signed-off-by: Aidan MacDonald <aidanmacdonald.0x0@gmail.com>

Reviewed-by: Paul Cercueil <paul@crapouillou.net>

Cheers,
-Paul

> ---
> v1 -> v2:
> * Fix I2SCDR1 refresh to ensure the register is properly initialized
>   and we don't rely on the reset value. Since the I2SDIV_D field can
>   be automatically calculated by the hardware we don't need to provide
>   it, writing 0 triggers the auto calculation.
> * Remove redundant -1 entries from parent clocks.
>=20
>  drivers/clk/ingenic/x1000-cgu.c | 70=20
> +++++++++++++++++++++++++++++++++
>  1 file changed, 70 insertions(+)
>=20
> diff --git a/drivers/clk/ingenic/x1000-cgu.c=20
> b/drivers/clk/ingenic/x1000-cgu.c
> index b2ce3fb83f54..95d5e3a44cee 100644
> --- a/drivers/clk/ingenic/x1000-cgu.c
> +++ b/drivers/clk/ingenic/x1000-cgu.c
> @@ -8,6 +8,7 @@
>  #include <linux/delay.h>
>  #include <linux/io.h>
>  #include <linux/of.h>
> +#include <linux/rational.h>
>=20
>  #include <dt-bindings/clock/ingenic,x1000-cgu.h>
>=20
> @@ -168,6 +169,38 @@ static const struct clk_ops x1000_otg_phy_ops =3D {
>  	.is_enabled	=3D x1000_usb_phy_is_enabled,
>  };
>=20
> +static void
> +x1000_i2spll_calc_m_n_od(const struct ingenic_cgu_pll_info *pll_info,
> +			 unsigned long rate, unsigned long parent_rate,
> +			 unsigned int *pm, unsigned int *pn, unsigned int *pod)
> +{
> +	const unsigned long m_max =3D GENMASK(pll_info->m_bits - 1, 0);
> +	const unsigned long n_max =3D GENMASK(pll_info->n_bits - 1, 0);
> +	unsigned long m, n;
> +
> +	rational_best_approximation(rate, parent_rate, m_max, n_max, &m,=20
> &n);
> +
> +	/* n should not be less than 2*m */
> +	if (n < 2 * m)
> +		n =3D 2 * m;
> +
> +	*pm =3D m;
> +	*pn =3D n;
> +	*pod =3D 1;
> +}
> +
> +static void
> +x1000_i2spll_set_rate_hook(const struct ingenic_cgu_pll_info=20
> *pll_info,
> +			   unsigned long rate, unsigned long parent_rate)
> +{
> +	/*
> +	 * Writing 0 causes I2SCDR1.I2SDIV_D to be automatically=20
> recalculated
> +	 * based on the current value of I2SCDR.I2SDIV_N, which is needed=20
> for
> +	 * the divider to function correctly.
> +	 */
> +	writel(0, cgu->base + CGU_REG_I2SCDR1);
> +}
> +
>  static const s8 pll_od_encoding[8] =3D {
>  	0x0, 0x1, -1, 0x2, -1, -1, -1, 0x3,
>  };
> @@ -319,6 +352,37 @@ static const struct ingenic_cgu_clk_info=20
> x1000_cgu_clocks[] =3D {
>  		.gate =3D { CGU_REG_CLKGR, 25 },
>  	},
>=20
> +	[X1000_CLK_I2SPLLMUX] =3D {
> +		"i2s_pll_mux", CGU_CLK_MUX,
> +		.parents =3D { X1000_CLK_SCLKA, X1000_CLK_MPLL },
> +		.mux =3D { CGU_REG_I2SCDR, 31, 1 },
> +	},
> +
> +	[X1000_CLK_I2SPLL] =3D {
> +		"i2s_pll", CGU_CLK_PLL,
> +		.parents =3D { X1000_CLK_I2SPLLMUX },
> +		.pll =3D {
> +			.reg =3D CGU_REG_I2SCDR,
> +			.rate_multiplier =3D 1,
> +			.m_shift =3D 13,
> +			.m_bits =3D 9,
> +			.n_shift =3D 0,
> +			.n_bits =3D 13,
> +			.calc_m_n_od =3D x1000_i2spll_calc_m_n_od,
> +			.set_rate_hook =3D x1000_i2spll_set_rate_hook,
> +		},
> +	},
> +
> +	[X1000_CLK_I2S] =3D {
> +		"i2s", CGU_CLK_MUX,
> +		.parents =3D { X1000_CLK_EXCLK, -1, -1, X1000_CLK_I2SPLL },
> +		/*
> +		 * NOTE: the mux is at bit 30; bit 29 enables the M/N divider.
> +		 * Therefore, the divider is disabled when EXCLK is selected.
> +		 */
> +		.mux =3D { CGU_REG_I2SCDR, 29, 2 },
> +	},
> +
>  	[X1000_CLK_LCD] =3D {
>  		"lcd", CGU_CLK_MUX | CGU_CLK_DIV | CGU_CLK_GATE,
>  		.parents =3D { X1000_CLK_SCLKA, X1000_CLK_MPLL },
> @@ -426,6 +490,12 @@ static const struct ingenic_cgu_clk_info=20
> x1000_cgu_clocks[] =3D {
>  		.gate =3D { CGU_REG_CLKGR, 9 },
>  	},
>=20
> +	[X1000_CLK_AIC] =3D {
> +		"aic", CGU_CLK_GATE,
> +		.parents =3D { X1000_CLK_EXCLK },
> +		.gate =3D { CGU_REG_CLKGR, 11 },
> +	},
> +
>  	[X1000_CLK_UART0] =3D {
>  		"uart0", CGU_CLK_GATE,
>  		.parents =3D { X1000_CLK_EXCLK, -1, -1, -1 },
> --
> 2.38.1
>=20