Received: by 2002:a05:6358:111d:b0:dc:6189:e246 with SMTP id f29csp380911rwi; Mon, 31 Oct 2022 02:38:22 -0700 (PDT) X-Google-Smtp-Source: AMsMyM71PG3/hepAZaUv4dC1ZjT9YVSBdlUidp/cojooUpCTLH4B2uVkQweZiYYv5+4J0PMd80wK X-Received: by 2002:a17:907:7f8e:b0:7aa:7598:126d with SMTP id qk14-20020a1709077f8e00b007aa7598126dmr12328716ejc.289.1667209102537; Mon, 31 Oct 2022 02:38:22 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1667209102; cv=none; d=google.com; s=arc-20160816; b=otCkZ0m2b+1gFjZ2deGnKA6nSxaYTJ8SZd98BkXWRrvlWkRmByuoVbq2ESXj55TpQk T7If6IjFqdpApH4XLSKMUENZzS/n8WmIowu9bCataJu1UkNxcjG5EfsbvMAQ/ECLzkiC tI6SlxASqnJGXqIb9o8IhJaJWO/fUYqyzWf1WMOhZe75CMOYdHnqfjkmaRBW3blEH1qJ jhWKJZAM8TNzWCZsUJRCnwODdhp9mAk0aBYokucwMu6YDZp8l6Pt5muhP7SBqShoY2YQ yYM7ycBEuxO+DYwAruoc0gaij8ddYZIsFFPXEEnQ+wxerRMNZF8HiWjsuN9DXA0hnSCc TfMQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from; bh=xqodkPfeVGhOUk8WuAgsO02qopi2iCHVpqEEckFqj4g=; b=BbbYFppqVeGD1NIm30QQuOOaAF7gbVWOVvWTSKoE43B1uvwJ3kOER5DpTMOiiQVWEP t31AXajJjhGVK+bWpsz9j9UEXn8f5OxtR6SAtV6KHQgfPCmj3U4OpOZ/caloHd7DEwL8 bALtUSLLsVzgkwjXEE6+4UHuDuu3ykeGgnTz4XtEYzfk32bZ4Naby5MWIyhc9JSdM2Q1 Kmp3fuVj1v8Eju8Pgp2AvslF2xTqaeRc6JKy/Mr7wDX5C6/OU/LNzDFlL2O0rk5z9GPy RMx5OHAIhRny8zoXM0m8P+hC/IlvmqmKgUKeMzcFLEcrxkPpD2p8vE/105zEobXvKMUI KKYA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id hb41-20020a170907162900b007ad812915c9si9087340ejc.581.2022.10.31.02.37.59; Mon, 31 Oct 2022 02:38:22 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230185AbiJaJUy (ORCPT + 99 others); Mon, 31 Oct 2022 05:20:54 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:50946 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230214AbiJaJUf (ORCPT ); Mon, 31 Oct 2022 05:20:35 -0400 Received: from foss.arm.com (foss.arm.com [217.140.110.172]) by lindbergh.monkeyblade.net (Postfix) with ESMTP id 01D4BDEE7; Mon, 31 Oct 2022 02:20:27 -0700 (PDT) Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.121.207.14]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id 16EA11FB; Mon, 31 Oct 2022 02:20:33 -0700 (PDT) Received: from pierre123.arm.com (unknown [10.57.7.107]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPA id 8A0E13F703; Mon, 31 Oct 2022 02:20:24 -0700 (PDT) From: Pierre Gondois To: linux-kernel@vger.kernel.org Cc: pierre.gondois@arm.com, Rob.Herring@arm.com, Rob Herring , Krzysztof Kozlowski , Matthias Brugger , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-mediatek@lists.infradead.org Subject: [PATCH 11/20] arm64: dts: Update cache properties for mediatek Date: Mon, 31 Oct 2022 10:20:25 +0100 Message-Id: <20221031092025.533051-1-pierre.gondois@arm.com> X-Mailer: git-send-email 2.25.1 MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Spam-Status: No, score=-4.2 required=5.0 tests=BAYES_00,RCVD_IN_DNSWL_MED, SPF_HELO_NONE,SPF_NONE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org The DeviceTree Specification v0.3 specifies that the cache node 'compatible' and 'cache-level' properties are 'required'. Cf. s3.8 Multi-level and Shared Cache Nodes The recently added init_of_cache_level() function checks these properties. Add them if missing. Signed-off-by: Pierre Gondois --- arch/arm64/boot/dts/mediatek/mt8192.dtsi | 3 +++ arch/arm64/boot/dts/mediatek/mt8195.dtsi | 3 +++ 2 files changed, 6 insertions(+) diff --git a/arch/arm64/boot/dts/mediatek/mt8192.dtsi b/arch/arm64/boot/dts/mediatek/mt8192.dtsi index cbae5a5ee4a0..9a20055ec1fe 100644 --- a/arch/arm64/boot/dts/mediatek/mt8192.dtsi +++ b/arch/arm64/boot/dts/mediatek/mt8192.dtsi @@ -159,16 +159,19 @@ core3 { l2_0: l2-cache0 { compatible = "cache"; + cache-level = <2>; next-level-cache = <&l3_0>; }; l2_1: l2-cache1 { compatible = "cache"; + cache-level = <2>; next-level-cache = <&l3_0>; }; l3_0: l3-cache { compatible = "cache"; + cache-level = <3>; }; idle-states { diff --git a/arch/arm64/boot/dts/mediatek/mt8195.dtsi b/arch/arm64/boot/dts/mediatek/mt8195.dtsi index 066c14989708..2e73db4229d5 100644 --- a/arch/arm64/boot/dts/mediatek/mt8195.dtsi +++ b/arch/arm64/boot/dts/mediatek/mt8195.dtsi @@ -197,16 +197,19 @@ cluster_off_b: cluster-off-b { l2_0: l2-cache0 { compatible = "cache"; + cache-level = <2>; next-level-cache = <&l3_0>; }; l2_1: l2-cache1 { compatible = "cache"; + cache-level = <2>; next-level-cache = <&l3_0>; }; l3_0: l3-cache { compatible = "cache"; + cache-level = <3>; }; }; -- 2.25.1