Received: by 2002:a05:6358:111d:b0:dc:6189:e246 with SMTP id f29csp1954926rwi; Tue, 1 Nov 2022 01:52:31 -0700 (PDT) X-Google-Smtp-Source: AMsMyM76c+/cG3COx2x61igzc/rzNim4jD+O7Qp5hqUU+nwlL5F4vBhvckClShqDl//FvL9VXnZo X-Received: by 2002:a62:ea09:0:b0:562:a86f:63af with SMTP id t9-20020a62ea09000000b00562a86f63afmr18958357pfh.71.1667292751021; Tue, 01 Nov 2022 01:52:31 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1667292751; cv=none; d=google.com; s=arc-20160816; b=OMTplKJRbnsGtSIAXMxNzlnf/0RXuOZnEkaJjp2YfFqssWWVlHF8iIV4DzAqI18OqM JPgWRKzGuguCBy9tCBrSgVdlH2WE+f4VkUo/4yUcvx0LLulkP7Ovm0ZLs7cr6UC4HbWG dKG012D4shtlKyn5+a0r2qM+mMC7U3tnje/I6iiUlOF8tZl0DHlQxmA2pTyyRH4A2cAF ul8Q/il/YcExdhk/L8aBvBsQnF6Jj+oRfAcrMAM05PLdYMVTkuGQpLTVaFd53AdMOICS TgIcRLfB5waZtlTw44/4u+CsnotXvoQSIIpk3RUPLCH3yuwx3pUs5wkWX0n63IqQr6SC UD/A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :user-agent:references:in-reply-to:date:cc:to:from:subject :message-id; bh=SsT8kLZAMBPX2pcRlR07XghTyjWAFya/Peani3LkVqo=; b=iDxFUXgCUIx9NCGxjNPAN4WOGRWn2gC/+l83nXXVTMWFCikMybJ4AIfqXhOyjg6Tbn YgUTdz970T6tL59BDkQMFKxmmMUSTJ9g21Q0inoK7y76Ka3k0sz01PuYZ9MU8iGDmerH PCDMhyKk/c40Z/5y/JKpi0PgeaG7uGkIaU6DXAAIvQY+wP+2Bk9yy83qCBiqxlGd3yuo SPuc6qil6hBxS3Tc6aMShXupDJYX/u36mGDzB/xQVawDpYwwopKzy/nMNvHYYMib9x6I SRIndn09VBd8OZTqApnADRpsm5M0FF3MSWh24ckVyc/bST1xDRVF4UF+wihilcKNrBwb l6IA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id t11-20020a170902bc4b00b00186ada5d4e2si10347528plz.215.2022.11.01.01.52.18; Tue, 01 Nov 2022 01:52:31 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230083AbiKAIpH (ORCPT + 98 others); Tue, 1 Nov 2022 04:45:07 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:33116 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229589AbiKAIpF (ORCPT ); Tue, 1 Nov 2022 04:45:05 -0400 Received: from metis.ext.pengutronix.de (metis.ext.pengutronix.de [IPv6:2001:67c:670:201:290:27ff:fe1d:cc33]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 557BF14D2C for ; Tue, 1 Nov 2022 01:45:04 -0700 (PDT) Received: from gallifrey.ext.pengutronix.de ([2001:67c:670:201:5054:ff:fe8d:eefb] helo=[IPv6:::1]) by metis.ext.pengutronix.de with esmtps (TLS1.3:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.92) (envelope-from ) id 1opmt4-000898-5T; Tue, 01 Nov 2022 09:44:46 +0100 Message-ID: Subject: Re: [PATCH v1] soc: imx: imx8mp-blk-ctrl: Add PCIe SYSPLL configurations From: Lucas Stach To: Shawn Guo , Richard Zhu Cc: marex@denx.de, tharvey@gateworks.com, vkoul@kernel.org, bhelgaas@google.com, lorenzo.pieralisi@arm.com, alexander.stein@ew.tq-group.com, richard.leitner@linux.dev, devicetree@vger.kernel.org, linux-pci@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, kernel@pengutronix.de, linux-imx@nxp.com Date: Tue, 01 Nov 2022 09:44:41 +0100 In-Reply-To: <20221029084514.GT125525@dragon> References: <1666590189-1364-1-git-send-email-hongxing.zhu@nxp.com> <20221029084514.GT125525@dragon> Content-Type: text/plain; charset="UTF-8" User-Agent: Evolution 3.40.4 (3.40.4-1.fc34) MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-SA-Exim-Connect-IP: 2001:67c:670:201:5054:ff:fe8d:eefb X-SA-Exim-Mail-From: l.stach@pengutronix.de X-SA-Exim-Scanned: No (on metis.ext.pengutronix.de); SAEximRunCond expanded to false X-PTX-Original-Recipient: linux-kernel@vger.kernel.org X-Spam-Status: No, score=-4.2 required=5.0 tests=BAYES_00,RCVD_IN_DNSWL_MED, SPF_HELO_NONE,SPF_PASS autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi Shawn, Richard, Am Samstag, dem 29.10.2022 um 16:45 +0800 schrieb Shawn Guo: > On Mon, Oct 24, 2022 at 01:43:09PM +0800, Richard Zhu wrote: > > Add PCIe SYSPLL configurations, thus the internal SYSPLL can be used as > > i.MX8MP PCIe reference clock. > > > > The following properties of PHY dts node should be changed accordingly. > > - Set 'fsl,refclk-pad-mode' as ''. > > - Change 'clocks' to '<&clk IMX8MP_CLK_HSIO_ROOT>'. > > > > Signed-off-by: Richard Zhu > > Applied, thanks! Sorry for the late reply, but I'm not really happy with the fact that the PLL is now unconditionally enabled, even though it is only needed when there is no external reference clock source. I fear that this will be hard to correct later on as the DT abstraction is wrong, as IMX8MP_CLK_HSIO_ROOT is NOT the reference clock for the PHY, but the PLL generated clock, which isn't properly exposed with this series. I'm not happy to see this going in in the current state and if not too late would like to ask Shawn to remove it from the tree again. Regards, Lucas