Received: by 2002:a05:6358:111d:b0:dc:6189:e246 with SMTP id f29csp2445822rwi; Tue, 1 Nov 2022 07:48:44 -0700 (PDT) X-Google-Smtp-Source: AMsMyM7OmWlncTXKF7oJqs5HaTNNnwolUM7acNr5Wge0C42YKTAiI3e7xwmkaTA+QV8T9TsF47el X-Received: by 2002:a65:6d89:0:b0:421:94bc:cb89 with SMTP id bc9-20020a656d89000000b0042194bccb89mr17324349pgb.129.1667314124745; Tue, 01 Nov 2022 07:48:44 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1667314124; cv=none; d=google.com; s=arc-20160816; b=Ainy9Tugz2y3dSvvrjiW5cB55/egXesrNa4KPV/Swh+OLpyenHcM0qtYNV67v66IXE XbZGMsNv1stXeNswp/2tldN75Rx3GZkTwKJH85f9BjxJS2yvnH0/RhXo42qwlpwrLoRv CXPS/jp3axa10Q0zbx1NTQ7ZLtYZnbr+UoXHnU8NgIIdiO2y3LONhUCHHrskzc6LaOH1 dFF3c4PHsX3gjmsRiNgZ4Kjch/BG0k3QdOwBu19X6p+9hKsl5+1q82LV2siitABPkGni O4ia5bIzCKAGVB3CcQpEGXuAHVyuyUeU4GYXIRU8DwjpoRpaJFYAJ6dllitrE2xedZzz l6bA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=GBh16wlKK1pVBXMjv15TuW7j92X6+xaNPp74Ke5cwzg=; b=kLVE0ERF8gsVZOf8fsbPlRTiHPto9Y2pcIGouEdKeG6/1uhDo6437FlOjWHscKCBjG vTR24oaV+vUZBKZhH6tD02uzTdDu6Tri14fGU8KhrgoCDoDmGKaUSo5F6oh8dLzU+GMs /aCrNvmr8xxuFShpcu9DAykPFQ1/YLzIK91UwBOxZ99B5zSvBsKsm4ZM0yudENXKNEBF YEEey7wBfa2o1kopRkyxKxBTxWGFB66Bmw/hx8bjmcyDp99VDhFUZUTidZuzIlZiriri SOfNZPUXLEInlqDiku4rmqSdZ3Ex+eemXyT5TY6j/8xVCwbjBJIgt3b5qR5HarcS79pQ uP9A== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ventanamicro.com header.s=google header.b=jJsChqBG; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id h30-20020a63531e000000b0045f74df51e4si13443828pgb.803.2022.11.01.07.48.30; Tue, 01 Nov 2022 07:48:44 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@ventanamicro.com header.s=google header.b=jJsChqBG; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230328AbiKAOev (ORCPT + 97 others); Tue, 1 Nov 2022 10:34:51 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:47722 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230303AbiKAOen (ORCPT ); Tue, 1 Nov 2022 10:34:43 -0400 Received: from mail-pj1-x1035.google.com (mail-pj1-x1035.google.com [IPv6:2607:f8b0:4864:20::1035]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 042FE1BEB2 for ; Tue, 1 Nov 2022 07:34:42 -0700 (PDT) Received: by mail-pj1-x1035.google.com with SMTP id r61-20020a17090a43c300b00212f4e9cccdso18961101pjg.5 for ; Tue, 01 Nov 2022 07:34:41 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ventanamicro.com; s=google; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=GBh16wlKK1pVBXMjv15TuW7j92X6+xaNPp74Ke5cwzg=; b=jJsChqBGie3cFdU1FUtHmROM/jqWZlrbypb++I7IKKJPkYbCZoBsjLSQhTaQzJuQ2k zmuKcvUh5y0F6ZdjbjL/ftB2DcmogbHoJEt+d5SW9tkgDUnypU2e8aei4oIPXKQ8loUt 10K8P7zzC7kvOICbqO36cLzFKDkn03Ts07yf2Kg68/8ij4gvkC+BTOyXlpOXIwNSrzeG bVrZNtYqq6ec+2OwW6EbjICE0OFv9DWZwXlph9DB1GPNx7Lm9quoUICbuVbqnh9PngLt xyLABXHqLJ/NjHpfKbvMWEIAEDEUnnyOq+E28LrvpiDeqmD8Lac5NbIIagvjsSMntE4Y M+Pg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=GBh16wlKK1pVBXMjv15TuW7j92X6+xaNPp74Ke5cwzg=; b=LHV0SSUBl6ejAIy2u+VTyzd4rGHDzgGKElojHcV62Nof36Yb0brIgmOo4hg8m0u8DE TSVMydv8PjQrwyx5CFTTMALkYjAS5vdmjXmes4HRCkJ/nJLZLhr7nNjnz4NI6RBRlFpL RhJH/mEPAkM/4t2R5RXplNiDpLC9gZ8QgjQoIikRSmXeoQpHz3GWpFaQeReExcDuA9OT dqozHqzYiafp4ONI+b+KvBvjHA4nTJr551pVBsbOqSyN1qQCY0Rg2emURW1fy9ge04aT Fy6oJtQQcPyLo6qBKZAGHojUkJJNuD61WF+Opzy661ZXERLRyXSuyU/Vp7FcGn1BgFZK +Kug== X-Gm-Message-State: ACrzQf0pe5LpZzo2kQARTWk4wDYn6RVNsNbvCxHsxZ1F3q/Pj8GUW4M7 Dzz8XLgLY96LBu8MZO4/na1DXftj8zW+Ew== X-Received: by 2002:a17:90b:2317:b0:213:26a3:246f with SMTP id mt23-20020a17090b231700b0021326a3246fmr21055967pjb.148.1667313281441; Tue, 01 Nov 2022 07:34:41 -0700 (PDT) Received: from anup-ubuntu64-vm.. ([171.76.80.52]) by smtp.gmail.com with ESMTPSA id o20-20020a170903009400b0018685aaf41dsm6449055pld.18.2022.11.01.07.34.37 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 01 Nov 2022 07:34:41 -0700 (PDT) From: Anup Patel To: Palmer Dabbelt , Paul Walmsley , Thomas Gleixner , Marc Zyngier , Daniel Lezcano Cc: Atish Patra , Alistair Francis , Anup Patel , linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org, Anup Patel , Atish Patra Subject: [PATCH v10 2/7] irqchip/riscv-intc: Allow drivers to directly discover INTC hwnode Date: Tue, 1 Nov 2022 20:03:55 +0530 Message-Id: <20221101143400.690000-3-apatel@ventanamicro.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20221101143400.690000-1-apatel@ventanamicro.com> References: <20221101143400.690000-1-apatel@ventanamicro.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_NONE, SPF_HELO_NONE,SPF_PASS autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Various RISC-V drivers (such as SBI IPI, SBI Timer, SBI PMU, and KVM RISC-V) don't have associated DT node but these drivers need standard per-CPU (local) interrupts defined by the RISC-V privileged specification. We add riscv_get_intc_hwnode() in arch/riscv which allows RISC-V drivers not having DT node to discover INTC hwnode which in-turn helps these drivers to map per-CPU (local) interrupts provided by the INTC driver. Signed-off-by: Anup Patel Reviewed-by: Atish Patra --- arch/riscv/include/asm/irq.h | 4 ++++ arch/riscv/kernel/irq.c | 18 ++++++++++++++++++ drivers/irqchip/irq-riscv-intc.c | 7 +++++++ 3 files changed, 29 insertions(+) diff --git a/arch/riscv/include/asm/irq.h b/arch/riscv/include/asm/irq.h index e4c435509983..43b9ebfbd943 100644 --- a/arch/riscv/include/asm/irq.h +++ b/arch/riscv/include/asm/irq.h @@ -12,6 +12,10 @@ #include +void riscv_set_intc_hwnode_fn(struct fwnode_handle *(*fn)(void)); + +struct fwnode_handle *riscv_get_intc_hwnode(void); + extern void __init init_IRQ(void); #endif /* _ASM_RISCV_IRQ_H */ diff --git a/arch/riscv/kernel/irq.c b/arch/riscv/kernel/irq.c index 7207fa08d78f..96d3171f0ca1 100644 --- a/arch/riscv/kernel/irq.c +++ b/arch/riscv/kernel/irq.c @@ -7,9 +7,27 @@ #include #include +#include +#include #include #include +static struct fwnode_handle *(*__get_intc_node)(void); + +void riscv_set_intc_hwnode_fn(struct fwnode_handle *(*fn)(void)) +{ + __get_intc_node = fn; +} + +struct fwnode_handle *riscv_get_intc_hwnode(void) +{ + if (__get_intc_node) + return __get_intc_node(); + + return NULL; +} +EXPORT_SYMBOL_GPL(riscv_get_intc_hwnode); + int arch_show_interrupts(struct seq_file *p, int prec) { show_ipi_stats(p, prec); diff --git a/drivers/irqchip/irq-riscv-intc.c b/drivers/irqchip/irq-riscv-intc.c index 499e5f81b3fe..9066467e99e4 100644 --- a/drivers/irqchip/irq-riscv-intc.c +++ b/drivers/irqchip/irq-riscv-intc.c @@ -92,6 +92,11 @@ static const struct irq_domain_ops riscv_intc_domain_ops = { .xlate = irq_domain_xlate_onecell, }; +static struct fwnode_handle *riscv_intc_hwnode(void) +{ + return intc_domain->fwnode; +} + static int __init riscv_intc_init(struct device_node *node, struct device_node *parent) { @@ -126,6 +131,8 @@ static int __init riscv_intc_init(struct device_node *node, return rc; } + riscv_set_intc_hwnode_fn(riscv_intc_hwnode); + cpuhp_setup_state(CPUHP_AP_IRQ_RISCV_STARTING, "irqchip/riscv/intc:starting", riscv_intc_cpu_starting, -- 2.34.1