Received: by 2002:a05:6358:111d:b0:dc:6189:e246 with SMTP id f29csp1195583rwi; Thu, 3 Nov 2022 02:15:47 -0700 (PDT) X-Google-Smtp-Source: AMsMyM7kdIhzRpcRFkPFKSZ4yJUVToPKo+9ome7v+fIzQV1h8o4SfVjiDhMZPJIk3Q2vde1iIV8U X-Received: by 2002:a17:906:d550:b0:7ad:d367:fabb with SMTP id cr16-20020a170906d55000b007add367fabbmr19819559ejc.285.1667466947204; Thu, 03 Nov 2022 02:15:47 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1667466947; cv=none; d=google.com; s=arc-20160816; b=hNtI7L8SJGyw8Tt5M+ZRWKVxuhB9wovwhOAqKL+AiBrTCvMY3Uf4EkVs4/bN9uCJra Lh0dnCOerC4+FOfxVocLuHgzMCnuA2oIhGm7E3ciRxcA2jfAiMMfBUIitrWN2vGxt0sO z32w6Xv9/7kE/hw8MaXbOalwpb5NRLc6fljJ8y+A5qaXdOBegbkvOx3xYIPiSnyGdWVb zCO9uuwKubCeCpLUTaOFvidXV5ppaFFk5gJle6MUbtoc1dnrqBskXSZSdYeVbH/4LPah sizPMEvv52dZ9QPBE8k/0TYhtsQfdBEz3EXtv+sJstjn0WL5SezVR6fZb+XvdRQl9iI9 wwFg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:cc:to:subject:message-id:date:from:in-reply-to :references:mime-version:dkim-signature; bh=unGhO75KNj5F0H5HYdUSY/HSB5t1NyvgLXBVFy7qw9A=; b=EYbM74pOFtrG4nJDeRi/NXNUvIBOi5gm2Ou2hkndftK36rgOzxvlrGTQjBl7m+vqMS t32BrsJUfBxSlT7rMol0HzEW6HSiDidsDFOKcQyyFktEegfHppWqdv5uaVCoRHoQwh8F 0zl7jyGCVUX+1G84aEBeBcnRdXVq6j+Dv6nRfS7wGf1g8xRg0OYAs0Sfs59OORXteJDh ZsaAsPCHAMA/gbtlWDLJGDWNqT/+bhaEjJ9lPs0vLGdfAN27XXa9hK6OASsGdRxKJQ18 zJzoFfj+16u2JTJSEyRM82T7Sld4ZnYv314R1EZUuW2Q6Hqsw/0ma7aRxJ2195uEnLLy 43Dw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@mistralsolutions.com header.s=google header.b=nXE3GBOI; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=mistralsolutions.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id o3-20020aa7c503000000b00452697eda4csi544740edq.58.2022.11.03.02.15.24; Thu, 03 Nov 2022 02:15:47 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@mistralsolutions.com header.s=google header.b=nXE3GBOI; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=mistralsolutions.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231169AbiKCIiw (ORCPT + 97 others); Thu, 3 Nov 2022 04:38:52 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:46314 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231124AbiKCIiu (ORCPT ); Thu, 3 Nov 2022 04:38:50 -0400 Received: from egress-ip33a.ess.de.barracuda.com (egress-ip33a.ess.de.barracuda.com [18.185.115.192]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 677F3F43 for ; Thu, 3 Nov 2022 01:38:47 -0700 (PDT) Received: from mail-lj1-f200.google.com (mail-lj1-f200.google.com [209.85.208.200]) by mx-outbound45-120.eu-central-1c.ess.aws.cudaops.com (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NO); Thu, 03 Nov 2022 08:38:43 +0000 Received: by mail-lj1-f200.google.com with SMTP id t8-20020a2e9548000000b0027702e8a5b2so433839ljh.20 for ; Thu, 03 Nov 2022 01:38:43 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=mistralsolutions.com; s=google; h=cc:to:subject:message-id:date:from:in-reply-to:references :mime-version:from:to:cc:subject:date:message-id:reply-to; bh=unGhO75KNj5F0H5HYdUSY/HSB5t1NyvgLXBVFy7qw9A=; b=nXE3GBOIaAyTMlR5PK4M500jWWXvkYflqSs3gRNfemucWWvMug9fpuqMQTBexPZfYO 2fVaxjbsBUyxzKBRraCNXI2mu5qWyJKXynK5PH/VAyU5HHzHO5CIPeotaDTpNjBZ3KaS SujQaLgUPpg1jTPyUW9D1tCTcRnS3kaepmv58= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=cc:to:subject:message-id:date:from:in-reply-to:references :mime-version:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=unGhO75KNj5F0H5HYdUSY/HSB5t1NyvgLXBVFy7qw9A=; b=n7KePsMbWfDCKNdatb+3j8lbudP4yv4PBGQXr7pyLmsv3yS5wrhYYomOGDEt0cg1S5 /FXLh8fC6kgpAJlbFcMRu2paDgjCQ3oGG2vn0DhR4u+UknibA73s+++ziOaVLXAYA0rH UtXDb8N03iY+bhsw/YZ9hwaDT/Mrpl9kiq6rT0VzacYIQoT1e4qeKc0d1kbr9obRUhvp 5P4jrqD74bnT93QBryEkEVeiRmD2KDX6/YwaQjG+L+YBphU0Y7lDIg+y+thc6mD3UMDi bWD4RD5BNDZuPZa0zDc0eB1U9Qdlosd1IGeJx/HAMTJgR0C/I4JDy2wzBGi8/tx7C+ke yzJg== X-Gm-Message-State: ACrzQf0L9+X/jF4Z7ckGdf9Trwoqrch/jQo0YoNLLN/5DB/U5S4E/CLt tPiT2/upYNBM8YCvFnX5O/DPhYgKREIFKub6sb4PinQEi8MWnU3rEdsfnoO3SQDIznVJFY/PNGK mW5iBDtDOgTB924QgsGbsE+Xn6iwpcomn7OfX2NGDJpMUixQbW4XK5Fcow1cXiB/97iKanNK7GH I0 X-Received: by 2002:a05:6512:503:b0:4af:1cbe:1ac6 with SMTP id o3-20020a056512050300b004af1cbe1ac6mr10126545lfb.651.1667464722795; Thu, 03 Nov 2022 01:38:42 -0700 (PDT) X-Received: by 2002:a05:6512:503:b0:4af:1cbe:1ac6 with SMTP id o3-20020a056512050300b004af1cbe1ac6mr10126533lfb.651.1667464722470; Thu, 03 Nov 2022 01:38:42 -0700 (PDT) MIME-Version: 1.0 References: <20221018123849.23695-1-sinthu.raja@ti.com> <20221018123849.23695-4-sinthu.raja@ti.com> <3f1afad0-1e93-4843-defd-ca32c308cc9e@linaro.org> In-Reply-To: <3f1afad0-1e93-4843-defd-ca32c308cc9e@linaro.org> From: Sinthu Raja M Date: Thu, 3 Nov 2022 14:08:30 +0530 Message-ID: Subject: Re: [PATCH 3/3] arch: arm64: ti: Add support for AM68 SK base board To: Krzysztof Kozlowski Cc: Nishanth Menon , Tero Kristo , Rob Herring , Vignesh Raghavendra , Krzysztof Kozlowski , linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Sinthu Raja Content-Type: text/plain; charset="UTF-8" X-BESS-ID: 1667464723-311640-5376-4967-1 X-BESS-VER: 2019.1_20221024.2147 X-BESS-Apparent-Source-IP: 209.85.208.200 X-BESS-Outbound-Spam-Score: 0.50 X-BESS-Outbound-Spam-Report: Code version 3.2, rules version 3.2.2.243897 [from cloudscan15-16.eu-central-1a.ess.aws.cudaops.com] Rule breakdown below pts rule name description ---- ---------------------- -------------------------------- 0.00 BSF_SC0_MISMATCH_TO META: Envelope rcpt doesn't match header 0.50 BSF_RULE7568M META: Custom Rule 7568M 0.00 BSF_BESS_OUTBOUND META: BESS Outbound X-BESS-Outbound-Spam-Status: SCORE=0.50 using account:ESS91090 scores of KILL_LEVEL=7.0 tests=BSF_SC0_MISMATCH_TO, BSF_RULE7568M, BSF_BESS_OUTBOUND X-BESS-BRTS-Status: 1 X-Spam-Status: No, score=-2.8 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_LOW, RCVD_IN_MSPIKE_H2,SPF_HELO_NONE,SPF_PASS autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Tue, Oct 18, 2022 at 6:33 PM Krzysztof Kozlowski wrote: > > On 18/10/2022 08:38, Sinthu Raja wrote: > > From: Sinthu Raja > > > > The SK architecture comprises of baseboard and a SOM board. It is > > as follows, > > > > +--------------------------------------+---+ > > | | |<--Connectors > > | +---| > > | +---------------------------+ | | > > | | SOM | +---| > > | | | | | > > | | | +---| Power Supply > > | | | | | > > | +---------------------------+ | | > > | |<--+ > > | BASE BOARD | > > +------------------------------------------+ > > This is pretty straightforward for SoM, I am not sure what's the benefit > to add it. > > > > > AM68 Starter Kit's baseboard contains most of the actual connectors, > > power supply etc. The System on Module (SoM) is plugged on to the base > > board. Therefore, add support for peripherals brought out in the base > > board. > > > > Schematics: https://www.ti.com/lit/zip/SPRR463 > > > > Signed-off-by: Sinthu Raja > > --- > > arch/arm64/boot/dts/ti/Makefile | 2 + > > .../boot/dts/ti/k3-am68-sk-base-board.dts | 459 ++++++++++++++++++ > > 2 files changed, 461 insertions(+) > > create mode 100644 arch/arm64/boot/dts/ti/k3-am68-sk-base-board.dts > > > > diff --git a/arch/arm64/boot/dts/ti/Makefile b/arch/arm64/boot/dts/ti/Makefile > > index 4555a5be2257..498b089d96f8 100644 > > --- a/arch/arm64/boot/dts/ti/Makefile > > +++ b/arch/arm64/boot/dts/ti/Makefile > > @@ -19,6 +19,8 @@ dtb-$(CONFIG_ARCH_K3) += k3-j7200-common-proc-board.dtb > > > > dtb-$(CONFIG_ARCH_K3) += k3-j721s2-common-proc-board.dtb > > > > +dtb-$(CONFIG_ARCH_K3) += k3-am68-sk-base-board.dtb > > + > > Alphabetical order, although does not look like other entries are ordered... > > > dtb-$(CONFIG_ARCH_K3) += k3-am642-evm.dtb > > dtb-$(CONFIG_ARCH_K3) += k3-am642-sk.dtb > > > > diff --git a/arch/arm64/boot/dts/ti/k3-am68-sk-base-board.dts b/arch/arm64/boot/dts/ti/k3-am68-sk-base-board.dts > > new file mode 100644 > > index 000000000000..f51cbd2e3b72 > > --- /dev/null > > +++ b/arch/arm64/boot/dts/ti/k3-am68-sk-base-board.dts > > @@ -0,0 +1,459 @@ > > +// SPDX-License-Identifier: GPL-2.0 > > +/* > > + * Copyright (C) 2022 Texas Instruments Incorporated - https://www.ti.com/ > > + * > > + * Base Board: https://www.ti.com/lit/zip/SPRR463 > > + */ > > + > > +/dts-v1/; > > + > > +#include "k3-am68-sk-som.dtsi" > > +#include > > +#include > > +#include > > +#include > > + > > +/ { > > + compatible = "ti,am68-sk", "ti,j721s2"; > > + model = "Texas Instruments AM68 SK"; > > + > > + chosen { > > + stdout-path = "serial2:115200n8"; > > + bootargs = "console=ttyS2,115200n8 earlycon=ns16550a,mmio32,0x2880000"; > > None of these bootargs are suitable for mainline. earlycon for sure - it > is pure debug option. Krzysztof, In AM68 SK the Linux console is on main_uart8, so to be consistent with other J7 families of devices aliasing the serial port to ttyS2. I am quite confused why these bootargs are not suitable for mainline. I check the below documentation section 2.3, as mentioned it can be used as kernel parameters. Please correct me if I am wrong. https://www.kernel.org/doc/html/latest/devicetree/usage-model.html?highlight=bootargs > > > + }; > > + > > + aliases { > > + serial2 = &main_uart8; > > + mmc1 = &main_sdhci1; > > + can0 = &mcu_mcan0; > > + can1 = &mcu_mcan1; > > + can2 = &main_mcan6; > > + can3 = &main_mcan7; > > + }; > > + > > + vusb_main: fixedregulator-vusb-main5v0 { > > Not "fixedregulator-" but just "regulator-" > > Same in other places. > > > + /* USB MAIN INPUT 5V DC */ > > + compatible = "regulator-fixed"; > > + regulator-name = "vusb-main5v0"; > > + regulator-min-microvolt = <5000000>; > > + regulator-max-microvolt = <5000000>; > > + regulator-always-on; > > + regulator-boot-on; > > + }; > > + > > + vsys_3v3: fixedregulator-vsys3v3 { > > + /* Output of LM5141 */ > > + compatible = "regulator-fixed"; > > + regulator-name = "vsys_3v3"; > > + regulator-min-microvolt = <3300000>; > > + regulator-max-microvolt = <3300000>; > > + vin-supply = <&vusb_main>; > > + regulator-always-on; > > + regulator-boot-on; > > + }; > > + > > + vdd_mmc1: fixedregulator-sd { > > + /* Output of TPS22918 */ > > + compatible = "regulator-fixed"; > > + regulator-name = "vdd_mmc1"; > > + regulator-min-microvolt = <3300000>; > > + regulator-max-microvolt = <3300000>; > > + regulator-boot-on; > > + enable-active-high; > > + vin-supply = <&vsys_3v3>; > > + gpio = <&exp1 10 GPIO_ACTIVE_HIGH>; > > + }; > > + > > + vdd_sd_dv: gpio-regulator-TLV71033 { > > 1. regulator-xxxxxx > 2. lowercase node name > > > + /* Output of TLV71033 */ > > + compatible = "regulator-gpio"; > > + regulator-name = "tlv71033"; > > + pinctrl-names = "default"; > > + pinctrl-0 = <&vdd_sd_dv_pins_default>; > > + regulator-min-microvolt = <1800000>; > > + regulator-max-microvolt = <3300000>; > > + regulator-boot-on; > > + vin-supply = <&vsys_3v3>; > > + gpios = <&main_gpio0 49 GPIO_ACTIVE_HIGH>;> + states = <1800000 0x0>, > > + <3300000 0x1>; > > + }; > > + > > + vsys_io_1v8: regulator-vsys-io-1v8 { > > + compatible = "regulator-fixed"; > > + regulator-name = "vsys_io_1v8"; > > + regulator-min-microvolt = <1800000>; > > + regulator-max-microvolt = <1800000>; > > + regulator-always-on; > > + regulator-boot-on; > > + }; > > + > > + vsys_io_1v2: regulator-vsys-io-1v2 { > > + compatible = "regulator-fixed"; > > + regulator-name = "vsys_io_1v2"; > > + regulator-min-microvolt = <1200000>; > > + regulator-max-microvolt = <1200000>; > > + regulator-always-on; > > + regulator-boot-on; > > + }; > > + > > + transceiver1: can-phy0 { > > + compatible = "ti,tcan1042"; > > + #phy-cells = <0>; > > + max-bitrate = <5000000>; > > + pinctrl-names = "default"; > > + pinctrl-0 = <&mcu_mcan0_pins_default>; > > + standby-gpios = <&exp1 6 GPIO_ACTIVE_HIGH>; > > + }; > > + > > + transceiver2: can-phy1 { > > + compatible = "ti,tcan1042"; > > + #phy-cells = <0>; > > + max-bitrate = <5000000>; > > + pinctrl-names = "default"; > > + pinctrl-0 = <&mcu_mcan1_pins_default>; > > + standby-gpios = <&exp1 6 GPIO_ACTIVE_HIGH>; > > + }; > > + > > + transceiver3: can-phy2 { > > + compatible = "ti,tcan1042"; > > + #phy-cells = <0>; > > + max-bitrate = <5000000>; > > + pinctrl-names = "default"; > > + pinctrl-0 = <&main_mcan6_pins_default>; > > + standby-gpios = <&exp1 6 GPIO_ACTIVE_HIGH>; > > + }; > > + > > + transceiver4: can-phy3 { > > + compatible = "ti,tcan1042"; > > + #phy-cells = <0>; > > + max-bitrate = <5000000>; > > + pinctrl-names = "default"; > > + pinctrl-0 = <&main_mcan7_pins_default>; > > + standby-gpios = <&exp1 6 GPIO_ACTIVE_HIGH>; > > + }; > > +}; > > + > > +&main_pmx0 { > > + > > No need for blank line. > > > + main_uart8_pins_default: main-uart8-pins-default { > > + pinctrl-single,pins = < > > + J721S2_IOPAD(0x0d0, PIN_INPUT, 11) /* (AF26) SPI0_CS1.UART8_RXD */ > > + J721S2_IOPAD(0x0d4, PIN_OUTPUT, 11) /* (AH27) SPI0_CLK.UART8_TXD */ > > + >; > > + }; > > + > > + main_i2c0_pins_default: i2c0_pins_default { > > No underscores in node names. Why do you use here different style than > in other places? > > > + pinctrl-single,pins = < > > + J721S2_IOPAD(0x0e0, PIN_INPUT, 0) /* (AH25) I2C0_SCL */ > > + J721S2_IOPAD(0x0e4, PIN_INPUT, 0) /* (AE24) I2C0_SDA */ > > + >; > > + }; > > + > > + main_mmc1_pins_default: main-mmc1-pins-default { > > + pinctrl-single,pins = < > > + J721S2_IOPAD(0x104, PIN_INPUT, 0) /* (P23) MMC1_CLK */ > > + J721S2_IOPAD(0x108, PIN_INPUT, 0) /* (N24) MMC1_CMD */ > > + J721S2_IOPAD(0x0fc, PIN_INPUT, 0) /* (M23) MMC1_DAT0 */ > > + J721S2_IOPAD(0x0f8, PIN_INPUT, 0) /* (P24) MMC1_DAT1 */ > > + J721S2_IOPAD(0x0f4, PIN_INPUT, 0) /* (R24) MMC1_DAT2 */ > > + J721S2_IOPAD(0x0f0, PIN_INPUT, 0) /* (R22) MMC1_DAT3 */ > > + J721S2_IOPAD(0x0e8, PIN_INPUT, 8) /* (AE25) TIMER_IO0.MMC1_SDCD */ > > + >; > > + }; > > + > > + vdd_sd_dv_pins_default: vdd-sd-dv-pins-default { > > + pinctrl-single,pins = < > > + J721S2_IOPAD(0x0c4, PIN_INPUT, 7) /* (AB26) ECAP0_IN_APWM_OUT.GPIO0_49 */ > > + >; > > + }; > > + > > + main_usbss0_pins_default: main-usbss0-pins-default { > > + pinctrl-single,pins = < > > + J721S2_IOPAD(0x0ec, PIN_OUTPUT, 6) /* (AG25) TIMER_IO1.USB0_DRVVBUS */ > > + >; > > + }; > > + > > + main_mcan6_pins_default: mcan6_pins_default { > > Be sure you tested the DTS against bindings. Please run `make > dtbs_check` (see Documentation/devicetree/bindings/writing-schema.rst > for instructions). > > > + pinctrl-single,pins = < > > + J721S2_IOPAD(0x098, PIN_INPUT, 0) /* (V25) MCASP0_AXR10.MCAN6_RX */ > > + J721S2_IOPAD(0x094, PIN_INPUT, 0) /* (AA25) MCASP0_AXR9.MCAN6_TX */ > > + >; > > + }; > > + > > + main_mcan7_pins_default: mcan7_pins_default { > > + pinctrl-single,pins = < > > + J721S2_IOPAD(0x0a0, PIN_INPUT, 0) /* (AB25) MCASP0_AXR12.MCAN7_RX */ > > + J721S2_IOPAD(0x09c, PIN_INPUT, 0) /* (T24) MCASP0_AXR11.MCAN7_TX */ > > + >; > > + }; > > + > > +}; > > + > > +&wkup_pmx0 { > > + mcu_cpsw_pins_default: mcu-cpsw-pins-default { > > + pinctrl-single,pins = < > > + J721S2_WKUP_IOPAD(0x094, PIN_INPUT, 0) /* (B22) MCU_RGMII1_RD0 */ > > + J721S2_WKUP_IOPAD(0x090, PIN_INPUT, 0) /* (B21) MCU_RGMII1_RD1 */ > > + J721S2_WKUP_IOPAD(0x08c, PIN_INPUT, 0) /* (C22) MCU_RGMII1_RD2 */ > > + J721S2_WKUP_IOPAD(0x088, PIN_INPUT, 0) /* (D23) MCU_RGMII1_RD3 */ > > + J721S2_WKUP_IOPAD(0x084, PIN_INPUT, 0) /* (D22) MCU_RGMII1_RXC */ > > + J721S2_WKUP_IOPAD(0x06c, PIN_INPUT, 0) /* (E23) MCU_RGMII1_RX_CTL */ > > + J721S2_WKUP_IOPAD(0x07c, PIN_OUTPUT, 0) /* (F23) MCU_RGMII1_TD0 */ > > + J721S2_WKUP_IOPAD(0x078, PIN_OUTPUT, 0) /* (G22) MCU_RGMII1_TD1 */ > > + J721S2_WKUP_IOPAD(0x074, PIN_OUTPUT, 0) /* (E21) MCU_RGMII1_TD2 */ > > + J721S2_WKUP_IOPAD(0x070, PIN_OUTPUT, 0) /* (E22) MCU_RGMII1_TD3 */ > > + J721S2_WKUP_IOPAD(0x080, PIN_OUTPUT, 0) /* (F21) MCU_RGMII1_TXC */ > > + J721S2_WKUP_IOPAD(0x068, PIN_OUTPUT, 0) /* (F22) MCU_RGMII1_TX_CTL */ > > + >; > > + }; > > + > > + mcu_mdio_pins_default: mcu-mdio-pins-default { > > + pinctrl-single,pins = < > > + J721S2_WKUP_IOPAD(0x09c, PIN_OUTPUT, 0) /* (A21) MCU_MDIO0_MDC */ > > + J721S2_WKUP_IOPAD(0x098, PIN_INPUT, 0) /* (A22) MCU_MDIO0_MDIO */ > > + >; > > + }; > > + > > + mcu_mcan0_pins_default: mcu-mcan0-pins-default { > > + pinctrl-single,pins = < > > + J721S2_WKUP_IOPAD(0x0bc, PIN_INPUT, 0) /* (E28) MCU_MCAN0_RX */ > > + J721S2_WKUP_IOPAD(0x0b8, PIN_OUTPUT, 0) /* (E27) MCU_MCAN0_TX */ > > + >; > > + }; > > + > > + mcu_mcan1_pins_default: mcu-mcan1-pins-default { > > + pinctrl-single,pins = < > > + J721S2_WKUP_IOPAD(0x0d4, PIN_INPUT, 0) /* (F26) WKUP_GPIO0_5.MCU_MCAN1_RX */ > > + J721S2_WKUP_IOPAD(0x0d0, PIN_OUTPUT, 0) /* (C23) WKUP_GPIO0_4.MCU_MCAN1_TX*/ > > + >; > > + }; > > + > > + mcu_i2c1_pins_default: mcu_i2c1_pins_default { > > + pinctrl-single,pins = < > > + J721S2_WKUP_IOPAD(0x0e0, PIN_INPUT, 0) /* (F24) WKUP_GPIO0_8.MCU_I2C1_SCL */ > > + J721S2_WKUP_IOPAD(0x0e4, PIN_INPUT, 0) /* (H26) WKUP_GPIO0_9.MCU_I2C1_SDA */ > > + >; > > + }; > > + > > Drop line > > > +}; > > + > > +&main_gpio2 { > > + status = "disabled"; > > +}; > > + > Best regards, > Krzysztof > -- With Regards Sinthu Raja