Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20;
Date:   Fri, 4 Nov 2022 19:39:43 +0800
From:   Chester Lin <clin@suse.com>
To:     Andrew Lunn <andrew@lunn.ch>
Cc:     Andreas =?iso-8859-1?Q?F=E4rber?= <afaerber@suse.de>,
        Rob Herring <robh@kernel.org>,
        "David S. Miller" <davem@davemloft.net>,
        Eric Dumazet <edumazet@google.com>,
        Jakub Kicinski <kuba@kernel.org>,
        Paolo Abeni <pabeni@redhat.com>,
        Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>,
        Jan Petrous <jan.petrous@nxp.com>, netdev@vger.kernel.org,
        s32@nxp.com, devicetree@vger.kernel.org,
        linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org,
        Matthias Brugger <mbrugger@suse.com>,
        Chester Lin <clin@suse.com>
Subject: Re: [PATCH 2/5] dt-bindings: net: add schema for NXP S32CC dwmac
 glue driver
Message-ID: <Y2T5/w8CvZH5ZlE2@linux-8mug>
References: <20221031101052.14956-1-clin@suse.com>
 <20221031101052.14956-3-clin@suse.com>
 <20221102155515.GA3959603-robh@kernel.org>
 <2a7ebef4-77cc-1c26-ec6d-86db5ee5a94b@suse.de>
 <Y2Q7KtYkvpRz76tn@lunn.ch>
Content-Type: text/plain; charset=us-ascii
Content-Disposition: inline
In-Reply-To: <Y2Q7KtYkvpRz76tn@lunn.ch>
MIME-Version: 1.0
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0: =?us-ascii?Q?Lhf5uA48vQ7iml1gm30RHA8IJhnyHLVQgqXZvxwXb5Cml0HpDB4GHWRVUv9J?=
 =?us-ascii?Q?8AntfRC4RNmh8s9rP/jTTbie/r+GvqfgeM4/Ov3DwHrSzOMu9/I49F9Zls0p?=
 =?us-ascii?Q?FR+ELM78qCQth0y/S7/6o+g9nXe6M2lSKOKmQwYRBgnOjk61uF4hBbQyP+65?=
 =?us-ascii?Q?M69XwOL/PMROZhLmbcbRz7IflGeaLKileoptDgFIon+YKfCrZdedkjp0+R5P?=
 =?us-ascii?Q?4ziwqO86F9yGv8R4nw6AFrYmDtL5PPXojHQW/BHVEIJMCXXJi8o/pys+89PS?=
 =?us-ascii?Q?i3YRChIBNUhQNq5XoBCkYeVaLe7vGYqk/KSDc6clYRRAcQECpxA6gnXx/m++?=
 =?us-ascii?Q?EaZZ1PE000tNZPh0rW22Rzf6Rqsb+N7a67B7DkwjuY784OGxSyd2shGeVKw2?=
 =?us-ascii?Q?29StC+3/z0TuSRnsFfyxzxXWf+Z+qOf0h1uB9fY/Mi8JzppCD1EBqI2WOvx2?=
 =?us-ascii?Q?/wZiFmHXC0F4Ne89A4kj3l0ORzoT0J2vfmFcOi4njdh1ackJfiJ1YR/IThSD?=
 =?us-ascii?Q?a8ZZRUQTf8pL28i1cxwHDT/8GGjZx5ws7zb+6Lu23POyMV7I1WZQPc4w6eHM?=
 =?us-ascii?Q?qs85aT6G1OjOoNL7UALaOlcumvEAs7WMQv5He6eHCziAjIHku/EnCzYOqw/D?=
 =?us-ascii?Q?4i96nbadG+PvW13I5+vKxHWfB7yltUtxn6srCl38txXtykiOt+12VyzD47C2?=
 =?us-ascii?Q?yTd0rTDBSD2KXF2ndA4tdrwBZS+AlpcD0QWcDn9qzi7vaSQmhjkvN0LpTGad?=
 =?us-ascii?Q?3Vt6ajQ8PNv3NDnd5KghNDLRIjGGWb8b6qjDuMZUETFSlIFvXvxmcfTIydFS?=
 =?us-ascii?Q?+S8WyDO+JxXn33zVTRj4Kaxn5bfi8TmzRVqgpJQlGtZpbJT82nXRr+flA5p/?=
 =?us-ascii?Q?tFXyHcvdVVbuubDLlMn92n7ACU05/r5paiD5iaKsDFONimLnbx+l28pa01DH?=
 =?us-ascii?Q?YZfkboAYypBVJ2d0zM5qwP2O7O2fOSx4G5krCXagdTXt2rCrBzzCeKsP+WoC?=
 =?us-ascii?Q?A6J5dsv7tsc7MlNKC5DaO81Vx5YSj6tOe6+qk2j453JV3fHyUUwKCrgG337d?=
 =?us-ascii?Q?kFQ7FXm7kHbeJ4G+xYppQor/Ok2q9T5CfyfTPEf9URC41VvvyB+304aWS8p2?=
 =?us-ascii?Q?9ChpdXdcp/Zj1bPRA6IOawhfT2WioOwY5xoC/lQEQ80VsdmcAHjUK4V1JS8L?=
 =?us-ascii?Q?n8BL4K5PP9wddjTOUmEnoGr748oLr2N1HQMESlh9RSRFoUtNOiAFraXaWUpw?=
 =?us-ascii?Q?a1mLXYgQsIVJ6VdaeehYGHCJaTMKGpfs6S0wQkt5ncxf37IWTn82mUGgaXS4?=
 =?us-ascii?Q?u/6Y9PkQfHC1AYhISr9A4E/ADOncApswyufa/c/7dApkmm9z3KsuAt1CV3cF?=
 =?us-ascii?Q?1lxQ+2ryDOh6EwF/DDx0/15aTzauYLz5r4TP/xaTEQw1B1MaNK+t9UkJO4ec?=
 =?us-ascii?Q?jsCPHQA5d8DYue8GuIZcOw+yW4BotgHPmewTztkxayRS2nWBpQog4GR5sbAJ?=
 =?us-ascii?Q?zwDkuGsYxg8OEXOeL2yA28KTyHfTKG67UwQdOJcvVL4C8ydVv9FVQlkGctKo?=
 =?us-ascii?Q?VfBAERKXybRpk4fMnLw=3D?=
X-OriginatorOrg: suse.com
X-MS-Exchange-CrossTenant-Network-Message-Id: c22322f3-b438-42b5-4a2c-08dabe594d73
X-MS-Exchange-CrossTenant-AuthSource: VI1PR0402MB3439.eurprd04.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 04 Nov 2022 11:39:59.0551
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: f7a17af6-1c5c-4a36-aa8b-f5be247aa4ba
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: 0YVA0ShnyCsgPgYSQ4IO2+nFWz4wbry0IK3CYn/YpmaBmyN2QehjQLdlJlFjeJ8U
X-MS-Exchange-Transport-CrossTenantHeadersStamped: AS8PR04MB8643
X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED,
        DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_NONE,
        RCVD_IN_MSPIKE_H2,SPF_HELO_PASS,SPF_PASS autolearn=ham
        autolearn_force=no version=3.4.6
X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on
        lindbergh.monkeyblade.net
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

Hi Andrew and Andreas,

On Thu, Nov 03, 2022 at 11:05:30PM +0100, Andrew Lunn wrote:
> > > > +      - description: Main GMAC clock
> > > > +      - description: Peripheral registers clock
> > > > +      - description: Transmit SGMII clock
> > > > +      - description: Transmit RGMII clock
> > > > +      - description: Transmit RMII clock
> > > > +      - description: Transmit MII clock
> > > > +      - description: Receive SGMII clock
> > > > +      - description: Receive RGMII clock
> > > > +      - description: Receive RMII clock
> > > > +      - description: Receive MII clock
> > > > +      - description:
> > > > +          PTP reference clock. This clock is used for programming the
> > > > +          Timestamp Addend Register. If not passed then the system
> > > > +          clock will be used.
> 
> > Not clear to me has been whether the PHY mode can be switched at runtime
> > (like DPAA2 on Layerscape allows for SFPs) or whether this is fixed by board
> > design.
> 
> Does the hardware support 1000BaseX? Often the hardware implementing
> SGMII can also do 1000BaseX, since SGMII is an extended/hacked up
> 1000BaseX.
> 
> If you have an SFP connected to the SERDES, a fibre module will want
> 1000BaseX and a copper module will want SGMII. phylink will tell you
> what phy-mode you need to use depending on what module is in the
> socket. This however might be a mute point, since both of these are
> probably using the SGMII clocks.
> 
> Of the other MII modes listed, it is very unlikely a runtime swap will
> occur.
> 
> 	Andrew

Here I just focus on GMAC since there are other LAN interfaces that S32 family
uses [e.g. PFE]. According to the public GMACSUBSYS ref manual rev2[1] provided
on NXP website, theoretically GMAC can run SGMII in 1000Mbps and 2500Mbps so I
assume that supporting 1000BASE-X could be achievable. I'm not sure if any S32
board variant might have SFP ports but RJ-45 [1000BASE-T] should be the major
type used on S32G-EVB and S32G-RDB2.

@NXP, please feel free to correct me if anything wrong.

Thanks,
Chester

[1] https://www.nxp.com/webapp/Download?colCode=GMACSUBSYSRM -> Membership
subscription is required although it's free IIRC.