Received: by 2002:a05:6358:d09b:b0:dc:cd0c:909e with SMTP id jc27csp2101244rwb; Mon, 7 Nov 2022 09:09:38 -0800 (PST) X-Google-Smtp-Source: AMsMyM6I13zuJ6M2bLpDB8JzZFtCT1Gi03N2Oj1qxQzV6G4RWoyEk2+93SDZkwIHHiLZDHm+ASZv X-Received: by 2002:a05:6402:b56:b0:461:91aa:11b7 with SMTP id bx22-20020a0564020b5600b0046191aa11b7mr52573194edb.220.1667840978315; Mon, 07 Nov 2022 09:09:38 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1667840978; cv=none; d=google.com; s=arc-20160816; b=rce4PRbpHX8gsas4zV4bdBYO3wTBw8QENqQ8g7YVlNpDGcph2oXHuNURuGdgGjKqUN yP3pwCxnCDS/wV5qABx0WBG3XMcWos22m7pvEMue1nSmMagrvfVuAfIJug64z3aU3TJV MJdYlI0a8XA/EDducWn8PzXwnCKRnc2buLDcKo33QNDd9ufkH0I2GfjOCd7L3YJdCD4A K3qU9ARlcx6Kt0SllAmhFLe5haSQE9Wosl97Kn7IWdDgW5PggBZ+TIJVzZWcNRFWvCYW B62zh96+H4qxELKhkZXCaupq2ncMvHFd7+vaiedxqBFxbxvMhxqJwPL6iI+reL82FipA bFIQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from; bh=S89qlfLEv8XlSTv714rvJzWqtsO0LUWDFauseN64fhU=; b=nn38R4o2RBp+0+CxNNUrEFMTwAwSa6ymNEbZNu8j/FIbHxfBVvhzpjF2Yz31bjsPzl 4IHEpastbqY6Lw6RRe9IWZ8K9gYxrjEaGB/zsivX5x2cjsIc98IQzCF3/8DL1QxUGerH hhUIUvg+GEswhM/SqETFdJAHGt97A9YbNpumm64RtNjXVe61zkxY01FGah0tOBC7m0sr 9GK2kh3Nu8luoaxwhbRxykl59W3M7x79mMc2aLK2QKacD96V35kwjQnCxETEcJ1tdIGG uw09Qfxk+GKHvwu2spSUmzGQZo4FnNVeq8AxBlXIouolKTVu3ZvlCNmJ1H6ogUqGpLWF 5xpg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id qq18-20020a17090720d200b0078e1e216396si7095729ejb.66.2022.11.07.09.09.12; Mon, 07 Nov 2022 09:09:38 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S232267AbiKGQaw (ORCPT + 92 others); Mon, 7 Nov 2022 11:30:52 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:56866 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231374AbiKGQa2 (ORCPT ); Mon, 7 Nov 2022 11:30:28 -0500 Received: from foss.arm.com (foss.arm.com [217.140.110.172]) by lindbergh.monkeyblade.net (Postfix) with ESMTP id 7B7EE2181B; Mon, 7 Nov 2022 08:28:36 -0800 (PST) Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.121.207.14]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id 5E570ED1; Mon, 7 Nov 2022 08:28:42 -0800 (PST) Received: from pierre123.arm.com (pierre123.nice.arm.com [10.34.100.128]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPA id 11F933F534; Mon, 7 Nov 2022 08:28:20 -0800 (PST) From: Pierre Gondois To: linux-kernel@vger.kernel.org Cc: Pierre Gondois , Rob Herring , Krzysztof Kozlowski , Florian Fainelli , Broadcom internal kernel review list , Ray Jui , Scott Branden , Tsahee Zidenberg , Antoine Tenart , Brijesh Singh , Suravee Suthikulpanit , Tom Lendacky , Neil Armstrong , Kevin Hilman , Jerome Brunet , Martin Blumenstingl , Khuong Dinh , Liviu Dudau , Sudeep Holla , Lorenzo Pieralisi , William Zhang , Anand Gore , Kursad Oney , =?UTF-8?q?Rafa=C5=82=20Mi=C5=82ecki?= , Alim Akhtar , Shawn Guo , Li Yang , Sascha Hauer , Pengutronix Kernel Team , Fabio Estevam , NXP Linux Team , Chester Lin , =?UTF-8?q?Andreas=20F=C3=A4rber?= , Matthias Brugger , NXP S32 Linux Team , Wei Xu , Chanho Min , Andrew Lunn , Gregory Clement , Sebastian Hesselbarth , Lars Povlsen , Steen Hegelund , Daniel Machon , UNGLinuxDriver@microchip.com, Avi Fishman , Tomer Maimon , Tali Perry , Patrick Venture , Nancy Yuen , Benjamin Fair , Thierry Reding , Jonathan Hunter , Andy Gross , Bjorn Andersson , Konrad Dybcio , Geert Uytterhoeven , Magnus Damm , Heiko Stuebner , Kunihiko Hayashi , Masami Hiramatsu , Jisheng Zhang , Nishanth Menon , Vignesh Raghavendra , Tero Kristo , Viorel Suman , Abel Vesa , Shenwei Wang , Peng Fan , Ming Qian , Lucas Stach , Tim Harvey , Adam Ford , Li Jun , Richard Zhu , Marek Vasut , Markus Niebel , Joakim Zhang , Laurent Pinchart , Paul Elder , Alexander Stein , Martin Kepplinger , David Heidelberg , Liu Ying , Oliver Graute , Shijie Qin , Clark Wang , Haibo Chen , Wei Fang , Jacky Bai , Chris Packham , Vadym Kochan , Sameer Pujar , Mikko Perttunen , Akhil R , Prathamesh Shete , Sumit Gupta , Diogo Ivo , Vidya Sagar , Ashish Mhetre , Johan Jonker , Christopher Obbard , Ezequiel Garcia , Aswani Reddy , Shashank Prashar , Arjun K V , devicetree@vger.kernel.org, linux-rpi-kernel@lists.infradead.org, linux-arm-kernel@lists.infradead.org, linux-amlogic@lists.infradead.org, linux-samsung-soc@vger.kernel.org, linux-mediatek@lists.infradead.org, openbmc@lists.ozlabs.org, linux-tegra@vger.kernel.org, linux-arm-msm@vger.kernel.org, linux-realtek-soc@lists.infradead.org, linux-renesas-soc@vger.kernel.org, linux-rockchip@lists.infradead.org Subject: [PATCH v2 17/23] arm64: dts: Update cache properties for realtek Date: Mon, 7 Nov 2022 16:57:10 +0100 Message-Id: <20221107155825.1644604-18-pierre.gondois@arm.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20221107155825.1644604-1-pierre.gondois@arm.com> References: <20221107155825.1644604-1-pierre.gondois@arm.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Spam-Status: No, score=-4.2 required=5.0 tests=BAYES_00,RCVD_IN_DNSWL_MED, SPF_HELO_NONE,SPF_NONE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org The DeviceTree Specification v0.3 specifies that the cache node 'compatible' and 'cache-level' properties are 'required'. Cf. s3.8 Multi-level and Shared Cache Nodes The 'cache-unified' property should be present if one of the properties for unified cache is present ('cache-size', ...). Update the Device Trees accordingly. Signed-off-by: Pierre Gondois --- arch/arm64/boot/dts/realtek/rtd1293.dtsi | 1 + arch/arm64/boot/dts/realtek/rtd1295.dtsi | 1 + arch/arm64/boot/dts/realtek/rtd1296.dtsi | 1 + arch/arm64/boot/dts/realtek/rtd1395.dtsi | 1 + arch/arm64/boot/dts/realtek/rtd16xx.dtsi | 2 ++ 5 files changed, 6 insertions(+) diff --git a/arch/arm64/boot/dts/realtek/rtd1293.dtsi b/arch/arm64/boot/dts/realtek/rtd1293.dtsi index 2d92b56ac94d..0696b99fc40d 100644 --- a/arch/arm64/boot/dts/realtek/rtd1293.dtsi +++ b/arch/arm64/boot/dts/realtek/rtd1293.dtsi @@ -30,6 +30,7 @@ cpu1: cpu@1 { l2: l2-cache { compatible = "cache"; + cache-level = <2>; }; }; diff --git a/arch/arm64/boot/dts/realtek/rtd1295.dtsi b/arch/arm64/boot/dts/realtek/rtd1295.dtsi index 1402abe80ea1..4ca322e420e6 100644 --- a/arch/arm64/boot/dts/realtek/rtd1295.dtsi +++ b/arch/arm64/boot/dts/realtek/rtd1295.dtsi @@ -44,6 +44,7 @@ cpu3: cpu@3 { l2: l2-cache { compatible = "cache"; + cache-level = <2>; }; }; diff --git a/arch/arm64/boot/dts/realtek/rtd1296.dtsi b/arch/arm64/boot/dts/realtek/rtd1296.dtsi index fb864a139c97..03fccd48f0c0 100644 --- a/arch/arm64/boot/dts/realtek/rtd1296.dtsi +++ b/arch/arm64/boot/dts/realtek/rtd1296.dtsi @@ -44,6 +44,7 @@ cpu3: cpu@3 { l2: l2-cache { compatible = "cache"; + cache-level = <2>; }; }; diff --git a/arch/arm64/boot/dts/realtek/rtd1395.dtsi b/arch/arm64/boot/dts/realtek/rtd1395.dtsi index 05c9216a87ee..94c0a8cf4953 100644 --- a/arch/arm64/boot/dts/realtek/rtd1395.dtsi +++ b/arch/arm64/boot/dts/realtek/rtd1395.dtsi @@ -44,6 +44,7 @@ cpu3: cpu@3 { l2: l2-cache { compatible = "cache"; + cache-level = <2>; }; }; diff --git a/arch/arm64/boot/dts/realtek/rtd16xx.dtsi b/arch/arm64/boot/dts/realtek/rtd16xx.dtsi index afba5f04c8ec..2ee9ba1ecdc1 100644 --- a/arch/arm64/boot/dts/realtek/rtd16xx.dtsi +++ b/arch/arm64/boot/dts/realtek/rtd16xx.dtsi @@ -87,12 +87,14 @@ cpu5: cpu@500 { l2: l2-cache { compatible = "cache"; + cache-level = <2>; next-level-cache = <&l3>; }; l3: l3-cache { compatible = "cache"; + cache-level = <3>; }; }; -- 2.25.1