Received: by 2002:a05:6358:d09b:b0:dc:cd0c:909e with SMTP id jc27csp3813438rwb; Tue, 8 Nov 2022 08:38:44 -0800 (PST) X-Google-Smtp-Source: AMsMyM5GYbUHMpBIsyYe67MTC47KzIBo0d4j2R2mQIZ3IBe1MOB3AgktbbZs2H7sHVfsUH2udaoo X-Received: by 2002:a05:6402:1348:b0:461:c056:bf65 with SMTP id y8-20020a056402134800b00461c056bf65mr56918047edw.414.1667925524568; Tue, 08 Nov 2022 08:38:44 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1667925524; cv=none; d=google.com; s=arc-20160816; b=iw/OjKaD2By8E5W0s7pgDT6SBTdoKH5ldJoXBIUUyEHF3YQm8RXKYRfMVyiTOed/4M C8F2RadXCYX2RsoY/uWd+GE+QCGq9/rUoheJLJ9huMTe7s1il2SeKvHAxsvTogWNppNp /2b83NJHNAyXtbqLvZclsmaHr3yL8YtaLCZ8zZf4Yj+oohk8VFHw/SJ1DEc0yZlu23do 1n7PrEFQ/hLZbi5tgT4BSEwUTcmiUOWyuOaOj7NsHRp+ulAzmw0XrnfD1kDqLO/yw1ZU QYlKfHaeUhymhBhqJbRkP+txRSHZ22muSNpgCMVd+9d2xd2cRtgohum9jHetl701bcXT z08Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:in-reply-to:content-disposition:mime-version :references:message-id:subject:cc:to:from:date; bh=lmJFf4Mi6VDMB+wyrkVWsZPGL3V7hgCr+YcTHs51/gs=; b=hLPys/tkHKfZmT3fIg6Q+o65P88JgWLyqC2I5UiLxUi95UtUyt3TWwIFXyWkqTcetI WkfLDWi8MeYgfOvusRdNVWqgMiAeb4qjDfnbRrnCq++vznuIAIdArSftoXgjrOwa/z4u nAx9t4+bTk+vxER5FLASSghCnB4swCIwDgTmbuleE69xzHNQ4CdvQlicmDy+nvpriKlj L8hc7fhPD9e7o2Ydc77mrV+Jfh0VMhtjwNMpi5aUe3Fyo2ctcFw9BZx+wit9Vdv4Bmap RYBkvCuTWDCSNttcg7Pza5yu89fDfNcrUHY5it8aY+PO4HoJmhCJZ6GrZY1GGpzoGnXE p1WA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id e22-20020a1709061e9600b00781e6ba94ffsi10734593ejj.126.2022.11.08.08.38.22; Tue, 08 Nov 2022 08:38:44 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S234593AbiKHP5Y (ORCPT + 91 others); Tue, 8 Nov 2022 10:57:24 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:42428 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231576AbiKHP5X (ORCPT ); Tue, 8 Nov 2022 10:57:23 -0500 Received: from foss.arm.com (foss.arm.com [217.140.110.172]) by lindbergh.monkeyblade.net (Postfix) with ESMTP id 3DD9413F62; Tue, 8 Nov 2022 07:57:22 -0800 (PST) Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.121.207.14]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id 2F3F81FB; Tue, 8 Nov 2022 07:57:28 -0800 (PST) Received: from bogus (e103737-lin.cambridge.arm.com [10.1.197.49]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id 162973F73D; Tue, 8 Nov 2022 07:57:19 -0800 (PST) Date: Tue, 8 Nov 2022 15:57:17 +0000 From: Sudeep Holla To: Manivannan Sadhasivam Cc: andersson@kernel.org, viresh.kumar@linaro.org, krzysztof.kozlowski+dt@linaro.org, rafael@kernel.org, robh+dt@kernel.org, johan@kernel.org, devicetree@vger.kernel.org, linux-arm-msm@vger.kernel.org, linux-kernel@vger.kernel.org, linux-pm@vger.kernel.org Subject: Re: [PATCH v5 3/3] cpufreq: qcom-hw: Add CPU clock provider support Message-ID: <20221108155717.srlnabls5ze2resx@bogus> References: <20221108154037.111794-1-manivannan.sadhasivam@linaro.org> <20221108154037.111794-4-manivannan.sadhasivam@linaro.org> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20221108154037.111794-4-manivannan.sadhasivam@linaro.org> X-Spam-Status: No, score=-4.2 required=5.0 tests=BAYES_00,RCVD_IN_DNSWL_MED, SPF_HELO_NONE,SPF_NONE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Tue, Nov 08, 2022 at 09:10:37PM +0530, Manivannan Sadhasivam wrote: > Qcom CPUFreq hardware (EPSS/OSM) controls clock and voltage to the CPU > cores. But this relationship is not represented with the clk framework > so far. > > So, let's make the qcom-cpufreq-hw driver a clock provider. This makes the > clock producer/consumer relationship cleaner and is also useful for CPU > related frameworks like OPP to know the frequency at which the CPUs are > running. > > The clock frequency provided by the driver is for each frequency domain. > We cannot get the frequency of each CPU core because, not all platforms > support per-core DCVS feature. > > Also the frequency supplied by the driver is the actual frequency that > comes out of the EPSS/OSM block after the DCVS operation. This frequency is > not same as what the CPUFreq framework has set but it is the one that gets > supplied to the CPUs after throttling by LMh. > OK now I see more info here. How different is this value from the one returned by qcom_cpufreq_hw_get() ? -- Regards, Sudeep