Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20;
From:   Thierry Reding <thierry.reding@gmail.com>
To:     Jonathan Hunter <jonathanh@nvidia.com>,
        Steven Price <steven.price@arm.com>
Cc:     linux-kernel@vger.kernel.org, linux-pwm@vger.kernel.org,
        linux-tegra@vger.kernel.org,
        =?UTF-8?q?Uwe=20Kleine-K=C3=B6nig?= 
        <u.kleine-koenig@pengutronix.de>
Subject: Re: [PATCH] pwm: tegra: Fix 32 bit build
Date:   Fri, 11 Nov 2022 15:30:10 +0100
Message-Id: <166817672258.517436.2580485516581625175.b4-ty@gmail.com>
In-Reply-To: <20221110114549.34121-1-steven.price@arm.com>
References: <20221110114549.34121-1-steven.price@arm.com>
MIME-Version: 1.0
Content-Type: text/plain; charset="utf-8"
Content-Transfer-Encoding: 8bit
Precedence: bulk

On Thu, 10 Nov 2022 11:45:48 +0000, Steven Price wrote:
> The value of NSEC_PER_SEC << PWM_DUTY_WIDTH doesn't fix within a 32 bit
> integer causing a build warning/error (and the value truncated):
> 
>   drivers/pwm/pwm-tegra.c: In function ‘tegra_pwm_config’:
>   drivers/pwm/pwm-tegra.c:148:53: error: result of ‘1000000000 << 8’ requires 39 bits to represent, but ‘long int’ only has 32 bits [-Werror=shift-overflow=]
>     148 |   required_clk_rate = DIV_ROUND_UP_ULL(NSEC_PER_SEC << PWM_DUTY_WIDTH,
>         |                                                     ^~
> 
> [...]

Applied, thanks!

[1/1] pwm: tegra: Fix 32 bit build
      commit: dd1f1da4ada5d8ac774c2ebe97230637820b3323

Best regards,
-- 
Thierry Reding <thierry.reding@gmail.com>