Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20;
From:   Frank Li <Frank.Li@nxp.com>
To:     shawnguo@kernel.org
Cc:     Frank.Li@nxp.com, aisheng.dong@nxp.com, devicetree@vger.kernel.org,
        festevam@gmail.com, han.xu@nxp.com, imx@lists.linux.dev,
        kernel@pengutronix.de, krzysztof.kozlowski+dt@linaro.org,
        linux-arm-kernel@lists.infradead.org, linux-imx@nxp.com,
        linux-kernel@vger.kernel.org, peng.fan@nxp.com, robh+dt@kernel.org,
        s.hauer@pengutronix.de, shenwei.wang@nxp.com
Subject: [PATCH v2 1/6] arm64: dts: imx8dxl: add adc0 support
Date:   Fri, 11 Nov 2022 10:47:37 -0500
Message-Id: <20221111154742.2753318-2-Frank.Li@nxp.com>
In-Reply-To: <20221111154742.2753318-1-Frank.Li@nxp.com>
References: <20221111154742.2753318-1-Frank.Li@nxp.com>
Content-Transfer-Encoding: 8bit
Content-Type: text/plain
MIME-Version: 1.0
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0: =?us-ascii?Q?GJMtf/SZ3zsWeN+t2dVohqD0/8bnqCIxh5XjRpoe6v6/oFHUv0ShD52hNsdd?=
 =?us-ascii?Q?dQ5E617AGIH2TF4XHbIF2zoSQ+wfSFakg7JIwLeTv5NxBbRoqPKH+VlEuSCF?=
 =?us-ascii?Q?sVHZ74+i4yNN3E7PH/uaOF9zgFYkgyM9LhUr170kh+EGx6gAxVgmL5LiauNq?=
 =?us-ascii?Q?MrjSkuLwsRe89DmVxzO5Q+VamX7+DFtv0fzbavEtNwddojHDBjUQqBpShV9K?=
 =?us-ascii?Q?kgVOspmEaLEGiVcdBHe61ORjAwlpDgIxeIRjoBR3hK7PDv/g8fw24GQ8MB4y?=
 =?us-ascii?Q?ogiFPJsfinfuuhY3S3afeSM23prk6X3KjmXg80RncuWbriNYiw3MuAB8Yjiw?=
 =?us-ascii?Q?mLFibDY1xUfoin44hJTo6sdwmtDf61q97kf6fuEjs9Txtz72FX6ku57VLp7p?=
 =?us-ascii?Q?RFQHFXKGsImFRGkspbhEGD9KinBt33ejsEktPEukdeOdqEV6UgQ2bqO+r5w4?=
 =?us-ascii?Q?NNxJR2bjlPuzWG/DQA5mUb4pcJj1zFs3sq374PNtbeDtDsVXcbYtWXlODi1E?=
 =?us-ascii?Q?gtSmXDKyHa1q/9MYSDQvp0/kaqxSnM20uiHimBwsmSeaKNzpDnyUVW4XaLiT?=
 =?us-ascii?Q?cGKDGV4x7i+qDPGSyu73PGgVgI7QvZh/fegy8ZLBTiGIaA26cT2SsXDVzocl?=
 =?us-ascii?Q?I3RTADVDQPE50K6uuGah3Kcoht6ksrV7+MOlooxZScpWE0+Fk7oIZBPVDJuf?=
 =?us-ascii?Q?CFQMR0TkZ5cReuhN8IgCSIVKRllWNFRgj8PBVVotFQe2qSd+9dfa6sxS8uLj?=
 =?us-ascii?Q?411B3VKGvBU4ByouP63kStIEs8bWZOo2lglBewdNdvobyQw+f+jTk14xwgev?=
 =?us-ascii?Q?t9qiJeeWwheWKwSRM4dAqA8M7k3M9ZThzCI8unWoCPfntZ37uT1y0X0Y4Rot?=
 =?us-ascii?Q?zW5ZwlkWX/6I608qJCeYzTtr9+Y2+8lWHNMChTnD/x0JE30VZjO0SyjQx6mJ?=
 =?us-ascii?Q?VLEuv1g2OcXbFSsSkrvPNx5RTbEWggKsmCRUnNsay9IdYl7unm2lztH6I/bl?=
 =?us-ascii?Q?lSDQskGj4lhqx8vXmMUW4idD/1RHzpuiqvFl3FG39OdVEE4+h0bf/dvpK8D/?=
 =?us-ascii?Q?4yu0zET8OhZd6b+6S50wQ4oDXpK2YU5kYzsTgznFMQNLwaFT7JhMhyEezN7f?=
 =?us-ascii?Q?4j91NQ1oo0xb1C+Qzl5w8dhrg356Gx0moaTpwkUU4/aYV7vwSKyxNFkLHXFu?=
 =?us-ascii?Q?3nZP1M/LI03XvEQhk79hkxClnN//t8mx7Hqxx+c7tYvsHGdztL5iPpIP5mXu?=
 =?us-ascii?Q?tR5T/1xJ+BphsgDPo7F8akkuR4wU+LJatr7m7uVWkxqoZQNde2X+DR8JnSWW?=
 =?us-ascii?Q?RM4WEz92xdmfoUI+mVAaUnrqKe2rGYu7zFt3mdwuTEKmiSAxvBE1TvhPS+iO?=
 =?us-ascii?Q?uXAG1ydgjBw9AfeqLVKsC4Jt7Qk6nBn6uwNRlbEiUlIyVXXbi7s1mI84Cdt/?=
 =?us-ascii?Q?DdBisTqu1UBjOFhFDVhzK8w/TUxpQqF+/GCdsxFi4Wjb3JL7tPnAi5fnM1mF?=
 =?us-ascii?Q?Gnpk3XE/SGPtxiLmoKCijgvx6Zx6w8vlDlicnijsRAqjEH2NRdZUMzqyqB2L?=
 =?us-ascii?Q?pr3I0LTrDYxE13q8jtu1cOzfX616SW29JYvN0V18?=
X-OriginatorOrg: nxp.com
X-MS-Exchange-CrossTenant-Network-Message-Id: ae86a1ed-8270-463e-48fb-08dac3fc224d
X-MS-Exchange-CrossTenant-AuthSource: HE1PR0401MB2331.eurprd04.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 11 Nov 2022 15:48:10.3042
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: TkJIlGHZ74avgM5wODsHPi++MIRd4Da+fY0MucSlpAxEBqGIVGUSKaGmLwJuOBYJSGsISryOXP5ZJSnjNW5YlA==
X-MS-Exchange-Transport-CrossTenantHeadersStamped: DB8PR04MB6969
X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED,
        DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_NONE,
        RCVD_IN_MSPIKE_H2,SPF_HELO_PASS,SPF_PASS autolearn=ham
        autolearn_force=no version=3.4.6
X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on
        lindbergh.monkeyblade.net
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

Add adc0 and adc1 node at imx8 common dma subsystem.
imx8dxl have only adc0. Change irq number for adc0.

Signed-off-by: Frank Li <Frank.Li@nxp.com>
---
 .../arm64/boot/dts/freescale/imx8-ss-dma.dtsi | 52 +++++++++++++++++++
 .../boot/dts/freescale/imx8dxl-ss-adma.dtsi   |  4 ++
 2 files changed, 56 insertions(+)

diff --git a/arch/arm64/boot/dts/freescale/imx8-ss-dma.dtsi b/arch/arm64/boot/dts/freescale/imx8-ss-dma.dtsi
index d7b4229bb4a2..bdbb660c2682 100644
--- a/arch/arm64/boot/dts/freescale/imx8-ss-dma.dtsi
+++ b/arch/arm64/boot/dts/freescale/imx8-ss-dma.dtsi
@@ -156,6 +156,34 @@ i2c3: i2c@5a830000 {
 		status = "disabled";
 	};
 
+	adc0: adc@5a880000 {
+		compatible = "nxp,imx8qxp-adc";
+		reg = <0x5a880000 0x10000>;
+		interrupts = <GIC_SPI 240 IRQ_TYPE_LEVEL_HIGH>;
+		interrupt-parent = <&gic>;
+		clocks = <&adc0_lpcg 0>,
+			 <&adc0_lpcg 1>;
+		clock-names = "per", "ipg";
+		assigned-clocks = <&clk IMX_SC_R_ADC_0 IMX_SC_PM_CLK_PER>;
+		assigned-clock-rates = <24000000>;
+		power-domains = <&pd IMX_SC_R_ADC_0>;
+		status = "disabled";
+	 };
+
+	adc1: adc@5a890000 {
+		compatible = "nxp,imx8qxp-adc";
+		reg = <0x5a890000 0x10000>;
+		interrupts = <GIC_SPI 241 IRQ_TYPE_LEVEL_HIGH>;
+		interrupt-parent = <&gic>;
+		clocks = <&adc1_lpcg 0>,
+			 <&adc1_lpcg 1>;
+		clock-names = "per", "ipg";
+		assigned-clocks = <&clk IMX_SC_R_ADC_1 IMX_SC_PM_CLK_PER>;
+		assigned-clock-rates = <24000000>;
+		power-domains = <&pd IMX_SC_R_ADC_1>;
+		status = "disabled";
+	};
+
 	i2c0_lpcg: clock-controller@5ac00000 {
 		compatible = "fsl,imx8qxp-lpcg";
 		reg = <0x5ac00000 0x10000>;
@@ -203,4 +231,28 @@ i2c3_lpcg: clock-controller@5ac30000 {
 				     "i2c3_lpcg_ipg_clk";
 		power-domains = <&pd IMX_SC_R_I2C_3>;
 	};
+
+	adc0_lpcg: clock-controller@5ac80000 {
+		compatible = "fsl,imx8qxp-lpcg";
+		reg = <0x5ac80000 0x10000>;
+		#clock-cells = <1>;
+		clocks = <&clk IMX_SC_R_ADC_0 IMX_SC_PM_CLK_PER>,
+			 <&dma_ipg_clk>;
+		clock-indices = <IMX_LPCG_CLK_0>, <IMX_LPCG_CLK_4>;
+		clock-output-names = "adc0_lpcg_clk",
+				     "adc0_lpcg_ipg_clk";
+		power-domains = <&pd IMX_SC_R_ADC_0>;
+	};
+
+	adc1_lpcg: clock-controller@5ac90000 {
+		compatible = "fsl,imx8qxp-lpcg";
+		reg = <0x5ac90000 0x10000>;
+		#clock-cells = <1>;
+		clocks = <&clk IMX_SC_R_ADC_1 IMX_SC_PM_CLK_PER>,
+			 <&dma_ipg_clk>;
+		clock-indices = <IMX_LPCG_CLK_0>, <IMX_LPCG_CLK_4>;
+		clock-output-names = "adc1_lpcg_clk",
+				     "adc1_lpcg_ipg_clk";
+		power-domains = <&pd IMX_SC_R_ADC_1>;
+	};
 };
diff --git a/arch/arm64/boot/dts/freescale/imx8dxl-ss-adma.dtsi b/arch/arm64/boot/dts/freescale/imx8dxl-ss-adma.dtsi
index 795d1d472fae..ac3362e32811 100644
--- a/arch/arm64/boot/dts/freescale/imx8dxl-ss-adma.dtsi
+++ b/arch/arm64/boot/dts/freescale/imx8dxl-ss-adma.dtsi
@@ -11,6 +11,10 @@ &dma_ipg_clk {
 	clock-frequency = <160000000>;
 };
 
+&adc0 {
+	interrupts = <GIC_SPI 146 IRQ_TYPE_LEVEL_HIGH>;
+};
+
 &i2c0 {
 	compatible = "fsl,imx8dxl-lpi2c", "fsl,imx8qxp-lpi2c", "fsl,imx7ulp-lpi2c";
 	interrupts = <GIC_SPI 222 IRQ_TYPE_LEVEL_HIGH>;
-- 
2.34.1