Received: by 2002:a05:6358:d09b:b0:dc:cd0c:909e with SMTP id jc27csp4661082rwb; Sun, 13 Nov 2022 10:34:49 -0800 (PST) X-Google-Smtp-Source: AA0mqf5cLdgnq/eIUgl1E/F4uI3B24j9rCJi8KdXZT8q21EHIpZ7iPHVEOxPfzkdKv8HLe2OUey1 X-Received: by 2002:a17:906:255b:b0:7ad:8bc6:48e1 with SMTP id j27-20020a170906255b00b007ad8bc648e1mr8207044ejb.673.1668364488857; Sun, 13 Nov 2022 10:34:48 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1668364488; cv=none; d=google.com; s=arc-20160816; b=MuUW0IrxPSk7bAzE0SwC80ZWfb5qPZdz0IbLuEXUaiunJqPOwxrRxVtKndcxz+UUYO GXCj8Hiev/qulzV/GCQIjYCy7OxcAEqyZ2xtSA1Q+84RF/UxCqMl8aw5ZNXPHSuK/ei/ zMiAx09/3pxUFIYlHXjtF8hGr/U5O3qTLhRWKpDwbXDDtUpOZzCxRChl82VC3YEPZFAB VM/Rf11WDZ/9iHzJE9QB1/TsIyVf0L6TIhDBQ8GbjhnQrKyuINUe7xZ2CtfhMwrbKi8e 43kEl3CO+Yr6o3LXZrUVsTU8APUx+WV3eRKh7avFUYa1UTRrWperCyGUaFcyFgBrRj5w 0/xQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=jfErmyZAWFClEhl0ayKENaiIcOOkglWFws7K0nbLI8s=; b=TnDlX47hMo5NhECgeDL6AxBsLbPiPBoNDNlqginSuGcoX3cFtUXGBmobc+ifO8zP5Q uCbeViexn4PQcoO90p+WYPF4BEztME0KPihpTxoIp1Qlw8nAalqqoVQKQnJcJnpI2UeR f2qu/hGlpAno7mcLwT4Bh5JucIKbkD7draabw+gTnyu3TuM5YjHArWiODy0gWRQWoZWY geMQGwNxe+HNJhosV7r7NjpKNfGdtvDcgb+rFOqZKexkxALF4QXzqH0W8QBn+OgqLs5y aTLF8rPSaQq8D+RTmHIYx/v4aT6xBXMQjc2knGcrXsFjFXwb7IU9dADuXT+3+uTvFSCB oQBw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=BkL5YgTw; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id c14-20020aa7c98e000000b0045cca8f9a1fsi5998172edt.558.2022.11.13.10.34.15; Sun, 13 Nov 2022 10:34:48 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=BkL5YgTw; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S235515AbiKMSNq (ORCPT + 90 others); Sun, 13 Nov 2022 13:13:46 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:57392 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S235493AbiKMSNj (ORCPT ); Sun, 13 Nov 2022 13:13:39 -0500 Received: from mail-ej1-x631.google.com (mail-ej1-x631.google.com [IPv6:2a00:1450:4864:20::631]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id BCF7D6440 for ; Sun, 13 Nov 2022 10:13:37 -0800 (PST) Received: by mail-ej1-x631.google.com with SMTP id m22so23344204eji.10 for ; Sun, 13 Nov 2022 10:13:37 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=jfErmyZAWFClEhl0ayKENaiIcOOkglWFws7K0nbLI8s=; b=BkL5YgTwGRmPOHa53TbvbuIBYxleFaIrL+sDkKmaQ9HYCgMUP4SFkb8HHgz7mYGtqO Lk1hgxQK28YAdtvPoZobkiqYvcWkLbvDLmGYC6sPtvAhg3tOmQ7SsFRdm2JTt50lrUCv OEZ8aaFpuMb1nBBVV5gso//0VSdvHlUq6e1yE= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=jfErmyZAWFClEhl0ayKENaiIcOOkglWFws7K0nbLI8s=; b=3QgQpQodVQjdVIp5mCcO2T5kFwD1wuXmNOfvRwWBoLyK1o/SE35FX34UwuL+G6/WUP 0/ithxh5olcMfN7ryxdnunxkOySm/mCc9zYKDiIvMd2lgFydJrUVfS9pwknPg5KMOLPx mqIqCFVXXZg8WATWtaHbaJDTtC8jejp64ZJtc1jMBzPPoCA+VeRhGT9ThgY9iWAlVzWo 3qOs1CuCl2mlqk8UyIFSSMS+slBzuYdSdsxfS/HmeW4dDwXjx1R7u/vxfy1PTTEvukpo EpwAoOeqSI3wTgikz7vlHvY6qlcJEbgJJTh5NSh/nhBfZinXR0z8Rmnx8fdlRmHfXtik cKsA== X-Gm-Message-State: ANoB5pl2SFVxaTUEK/XjfMBCn5Z0ZGHsEy/y6bLkDWTIbjFKdRwYTTxS uRzeUsNqJRahxx9y9fY/lqDAN+ObPjCKAA== X-Received: by 2002:a17:907:d608:b0:7ad:934e:d542 with SMTP id wd8-20020a170907d60800b007ad934ed542mr8894284ejc.20.1668363216162; Sun, 13 Nov 2022 10:13:36 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.homenet.telecomitalia.it (host-79-40-103-33.business.telecomitalia.it. [79.40.103.33]) by smtp.gmail.com with ESMTPSA id iy6-20020a170907818600b0078de26f66b9sm3225487ejc.114.2022.11.13.10.13.35 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 13 Nov 2022 10:13:35 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: Krzysztof Kozlowski , Marc Kleine-Budde , Rob Herring , Amarula patchwork , michael@amarulasolutions.com, Vincent Mailhol , Alexandre Torgue , Dario Binacchi , Krzysztof Kozlowski , Maxime Coquelin , Rob Herring , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-stm32@st-md-mailman.stormreply.com Subject: [RESEND RFC PATCH v5 4/5] ARM: dts: stm32: add pin map for CAN controller on stm32f4 Date: Sun, 13 Nov 2022 19:13:21 +0100 Message-Id: <20221113181322.1627084-5-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.32.0 In-Reply-To: <20221113181322.1627084-1-dario.binacchi@amarulasolutions.com> References: <20221113181322.1627084-1-dario.binacchi@amarulasolutions.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_NONE, SPF_HELO_NONE,SPF_PASS autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add pin configurations for using CAN controller on stm32f469-disco board. They are located on the Arduino compatible connector CN5 (CAN1) and on the extension connector CN12 (CAN2). Signed-off-by: Dario Binacchi --- (no changes since v3) Changes in v3: - Remove 'Dario Binacchi ' SOB. - Remove a blank line. Changes in v2: - Remove a blank line. arch/arm/boot/dts/stm32f4-pinctrl.dtsi | 30 ++++++++++++++++++++++++++ 1 file changed, 30 insertions(+) diff --git a/arch/arm/boot/dts/stm32f4-pinctrl.dtsi b/arch/arm/boot/dts/stm32f4-pinctrl.dtsi index 500bcc302d42..8a4d51f97248 100644 --- a/arch/arm/boot/dts/stm32f4-pinctrl.dtsi +++ b/arch/arm/boot/dts/stm32f4-pinctrl.dtsi @@ -448,6 +448,36 @@ pins2 { slew-rate = <2>; }; }; + + can1_pins_a: can1-0 { + pins1 { + pinmux = ; /* CAN1_TX */ + }; + pins2 { + pinmux = ; /* CAN1_RX */ + bias-pull-up; + }; + }; + + can2_pins_a: can2-0 { + pins1 { + pinmux = ; /* CAN2_TX */ + }; + pins2 { + pinmux = ; /* CAN2_RX */ + bias-pull-up; + }; + }; + + can2_pins_b: can2-1 { + pins1 { + pinmux = ; /* CAN2_TX */ + }; + pins2 { + pinmux = ; /* CAN2_RX */ + bias-pull-up; + }; + }; }; }; }; -- 2.32.0