Received: by 2002:a05:6358:d09b:b0:dc:cd0c:909e with SMTP id jc27csp592838rwb; Wed, 16 Nov 2022 05:14:47 -0800 (PST) X-Google-Smtp-Source: AA0mqf7y/E+tnIHxpNtzdlQT2f1vu0ADtUJC9/HfOJ/4y18IqwGa7rG9070IHYXkD76GEFEbzyB2 X-Received: by 2002:a63:5465:0:b0:46f:f2f6:b06 with SMTP id e37-20020a635465000000b0046ff2f60b06mr20622109pgm.376.1668604486832; Wed, 16 Nov 2022 05:14:46 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1668604486; cv=none; d=google.com; s=arc-20160816; b=A6uXWheTMzvXYp1Jj1oY+gZYRIdjCxOWzAsIvFwu+F4ZGU73GJ73+Lg+QSXIDzmEg4 5IwiJnA+2rc5CJ511AbYyPexOM59DHAYngXmbkVlYc/lWXRD+qbGyHsYBy7GgQCaLZBB qLgpyUI/QJXUwmotvTCfGdEB55beqDVHuWQIA4YTGrpyUy3LpltOuBWoYvShOm5dNp7M 7fdBgFEbD4KufrTFQoACN4QWFNJa0vOa4q4zB78m/3H3mwauKj6ftaV+nfLIO43GTfKA ffmZBBnJP/HlHkootv3M5QHre+G6nSTAgSH2dyuVU+5D1pNlIZcg3jTO0V+CLSY3nOMH yRFA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:dkim-signature; bh=W9LOsNQ3d8aW/4MtosEUbpffw4i6MSxRHD13/xiBvdo=; b=vl/MaJBUsTXxcWPFMSwLya91TmxKhiZ+R6dObtCQFE7eOKIt6CAzbV+Q0f/z2syFZV Nip1PGEC4r/mKW3kNQ/RcA+UnX3LdvdB8SYEX/ENRMOlhmuNZTWLT7G7wX/xZ2q7E/dd YzlxxjAw9lwoHpVUaUUXKvw1JZRmQ+MLeTRtbi+DCoS/hTDVguGDqvIFlKkUxbt9dBo7 UL1hjTltDtK0mhWy6DVzDkQwB8g4gx5d0p+f7mS69M0g4H7B+vARVKwwa5bxcbQ2LHob LeMSfvZBEx8f0Z+3XdHkkMo+TVirwjrfphMa3gNuPRZ7igKDgjYFBocwnfpNJmcwsAx6 u+QA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=DPFc+wfR; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id mr8-20020a17090b238800b0021330e6afdfsi1778526pjb.146.2022.11.16.05.14.34; Wed, 16 Nov 2022 05:14:46 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=DPFc+wfR; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S233723AbiKPNFG (ORCPT + 93 others); Wed, 16 Nov 2022 08:05:06 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:50762 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S233324AbiKPNEr (ORCPT ); Wed, 16 Nov 2022 08:04:47 -0500 Received: from lelv0143.ext.ti.com (lelv0143.ext.ti.com [198.47.23.248]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id BFAAF2FC30; Wed, 16 Nov 2022 05:04:42 -0800 (PST) Received: from lelv0265.itg.ti.com ([10.180.67.224]) by lelv0143.ext.ti.com (8.15.2/8.15.2) with ESMTP id 2AGD4XuG060612; Wed, 16 Nov 2022 07:04:33 -0600 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1668603873; bh=W9LOsNQ3d8aW/4MtosEUbpffw4i6MSxRHD13/xiBvdo=; h=From:To:CC:Subject:Date; b=DPFc+wfRpk0FLQuKPt58FUb4GpSpVvOxsQiHJFMIv0jjx8DK/Nbv5RpoJZl37ZvCn eiJ8xf1hAJBxta5fIPY1DicWWBwGnahEYSdhwdhECAUxlVlIWu69n5B+zyFI7sgQDl Xf1Zi8xdQCnWfaMOVt/vKpwX6FhNTtltynh4zRVc= Received: from DFLE111.ent.ti.com (dfle111.ent.ti.com [10.64.6.32]) by lelv0265.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 2AGD4XBP018474 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Wed, 16 Nov 2022 07:04:33 -0600 Received: from DFLE114.ent.ti.com (10.64.6.35) by DFLE111.ent.ti.com (10.64.6.32) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.6; Wed, 16 Nov 2022 07:04:32 -0600 Received: from fllv0039.itg.ti.com (10.64.41.19) by DFLE114.ent.ti.com (10.64.6.35) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.6 via Frontend Transport; Wed, 16 Nov 2022 07:04:32 -0600 Received: from LT5CD112GSQZ.dhcp.ti.com (ileaxei01-snat2.itg.ti.com [10.180.69.6]) by fllv0039.itg.ti.com (8.15.2/8.15.2) with ESMTP id 2AGD4TbZ121231; Wed, 16 Nov 2022 07:04:29 -0600 From: Apurva Nandan To: Nishanth Menon , Vignesh Raghavendra , Tero Kristo , Rob Herring , Krzysztof Kozlowski , Linus Walleij , , , , CC: Apurva Nandan , Hari Nagalla Subject: [PATCH v3 0/4] Add initial support for J784S4 SoC Date: Wed, 16 Nov 2022 18:34:24 +0530 Message-ID: <20221116130428.161329-1-a-nandan@ti.com> X-Mailer: git-send-email 2.25.1 MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 X-Spam-Status: No, score=-4.4 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_MED, SPF_HELO_NONE,T_SPF_TEMPERROR autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org The J784S4 SoC belongs to the K3 Multicore SoC architecture platform, providing advanced system integration in automotive, ADAS and industrial applications requiring AI at the network edge. This SoC extends the K3 Jacinto 7 family of SoCs with focus on raising performance and integration while providing interfaces, memory architecture and compute performance for multi-sensor, high concurrency applications. Some highlights of this SoC are: * Up to 8 Cortex-A72s, four clusters of lockstep capable dual Cortex-R5F MCUs, 4 C7x floating point vector DSPs with Matrix Multiply Accelerator(MMA) for deep learning and CNN. * 3D GPU: Automotive grade IMG BXS-4-64 * Vision Processing Accelerator (VPAC) with image signal processor and Depth and Motion Processing Accelerator (DMPAC) * Three CSI2.0 4L RX plus two CSI2.0 4L TX, two DSI Tx, one eDP/DP and one DPI interface. * Integrated gigabit ethernet switch, up to 8 ports (TDA4VH), two ports support 10Gb USXGMII; Two 4 lane PCIe-GEN3 controllers, USB3.0 Dual-role device subsystems, Up to 20 MCANs, among other peripherals. See J784S4 Technical Reference Manual (SPRUJ52 - JUNE 2022) for further details: http://www.ti.com/lit/zip/spruj52 bootlog: https://pastebin.ubuntu.com/p/DtmGZgzR6v/plain/ Changes in v3: - Enabled hwspinlock, main_ringacc, main_udmap, cpts, and mcu_navss in the dtsi - Removed alignment in secure_ddr optee - Changed the assigned clock parent in main and mcu cpts to main pll0, hsdiv6 from pll3, hsdiv1 - Removed few signed-off by - Formatting fixes at some places - Corrected link to EVM board schmatics in the commit Changes in v2: - Disabled all the IPs that are not mandatory for booting up the SoC by default in the dtsi, and thus this gives a minimal SoC boot devicetree. - Moved no-1-8-v property from the k3-j784s4-evm.dts file to k3-j784s4-main.dtsi file. - Naming changes (hwlock, regulator) and commit description changes. - Added device specific compatible for j721e system controller. - Dropped bootargs completely. Apurva Nandan (4): dt-bindings: arm: ti: Add bindings for J784s4 SoC dt-bindings: pinctrl: k3: Introduce pinmux definitions for J784s4 arm64: dts: ti: Add initial support for J784S4 SoC arm64: dts: ti: Add support for J784S4 EVM board .../devicetree/bindings/arm/ti/k3.yaml | 6 + arch/arm64/boot/dts/ti/Makefile | 2 + arch/arm64/boot/dts/ti/k3-j784s4-evm.dts | 197 ++++ arch/arm64/boot/dts/ti/k3-j784s4-main.dtsi | 1008 +++++++++++++++++ .../boot/dts/ti/k3-j784s4-mcu-wakeup.dtsi | 316 ++++++ arch/arm64/boot/dts/ti/k3-j784s4.dtsi | 286 +++++ include/dt-bindings/pinctrl/k3.h | 3 + 7 files changed, 1818 insertions(+) create mode 100644 arch/arm64/boot/dts/ti/k3-j784s4-evm.dts create mode 100644 arch/arm64/boot/dts/ti/k3-j784s4-main.dtsi create mode 100644 arch/arm64/boot/dts/ti/k3-j784s4-mcu-wakeup.dtsi create mode 100644 arch/arm64/boot/dts/ti/k3-j784s4.dtsi -- 2.17.1