Received: by 2002:a05:6358:d09b:b0:dc:cd0c:909e with SMTP id jc27csp616405rwb; Wed, 16 Nov 2022 05:34:32 -0800 (PST) X-Google-Smtp-Source: AA0mqf7Xiqj6f5TwsDjzZ6ncmaJty5aUxnHBGLDMmW8ZKsFQW2O8dhF3/Rn0mbl2JZ6l8flw63O5 X-Received: by 2002:a17:902:e541:b0:17f:6fee:3334 with SMTP id n1-20020a170902e54100b0017f6fee3334mr9265829plf.10.1668605672343; Wed, 16 Nov 2022 05:34:32 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1668605672; cv=none; d=google.com; s=arc-20160816; b=MkEuLXnqHISAUuK3HC6X9zCJCne0vz3RoT0kVmlab4gmdVzeBbudVfgDZFxLwn3R9j jR/dC5Pxf+uoPVlsFq39nll/F3B/ChKcN3JDsrkDWqZ0vkK0vn7JRHmrBC/F8zVfdW1t JkFiB04fe+Z8TtZC63Mj04dqRGd4ulWFq2KkB5Uja/Ez3MYqtmddiFGD6v6ONi1arUwD jcPnmRb5aJ3QdN1ckV/jQ0+raercNmwR10PeZWRd8oZnOSsPQDUvLaKNqErHHZbxGRwP 6TwqFH3d9gRME5V40+a7GcC/YcT1xbgBMWyqhgQ2b4DFKjJ8O4Cx4zRIjbSMiePbWp52 4h3g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:in-reply-to:content-disposition:mime-version :references:message-id:subject:cc:to:from:date:dkim-signature; bh=oc9YbPiZokAk4N4eYoCfLInfi/CcCwLyvG/pDN/efqc=; b=bFNg9eYRjCFOkOGNuFpCATbLypjkFoS3F/2mdJ4JdzF1X/ySCq1pdoG67d8deht+7F gKwaBAwDN8f6ARTW8aOHPUQozWkAEFb9GbxCN3RgAYbjpzhTdSNh5BDONm+N8AO4F3xf BJBdLvQkGoOfPKf2jrbos8DVo4WOayQ7SXhHqE73ecpLg69vgRo25KMIRPS7gBor1Rbq XeILmmOic10IUBTGTPmnULm20MdNLG0TUEVkzUFwoMCnTQ6PvgJz6qPHg2SbukMokKS0 ygHLB5VhkKGh1serev+Ei9jcab6hJBsEdI/VB7eUXe4lcayoIGRQf1QmbUE41ywc7Eac cNuw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@microchip.com header.s=mchp header.b=uc1+qfxy; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=microchip.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id lr12-20020a17090b4b8c00b0020d3a22af84si2035251pjb.186.2022.11.16.05.34.19; Wed, 16 Nov 2022 05:34:32 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@microchip.com header.s=mchp header.b=uc1+qfxy; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=microchip.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S233385AbiKPNaH (ORCPT + 92 others); Wed, 16 Nov 2022 08:30:07 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:45900 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S233210AbiKPN35 (ORCPT ); Wed, 16 Nov 2022 08:29:57 -0500 Received: from esa.microchip.iphmx.com (esa.microchip.iphmx.com [68.232.154.123]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 847137662; Wed, 16 Nov 2022 05:29:54 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1668605394; x=1700141394; h=date:from:to:cc:subject:message-id:references: mime-version:in-reply-to; bh=pW7nWcHcRlPbZUbml/VKsh4NmRLOoeC1fsUj+ROfVX4=; b=uc1+qfxyST4945nnvTWVfoprV5eIQkN+zZ8D/f+7n+Kbwz5MmDlvgB3Q hjEpD+NVPq96rEOyXxmRoPhjBuuadoyOG3sU8Vd8czmvPEKGEdUNUmu0l tkbjHbprntPfKlPFRogphnECUgtu5uvPN7/bfNiI1olDpvQfEMV1jZltB lJY9fPCxe2m8lVB7tgTeqMt9ipt8KBA2/2SRCeeB649YgL9PIlCA9FnJt fvhPuBvLlki/RLqxgnzzomFWMiemp5WFWp+2SKwOJG92bFI4Y5j+dRhsv S0TYT1VkNKZ5FC1f3jjGv/1Ad+QJdheXXvIOqDdFXhT0zAljH62h/FG3z A==; X-IronPort-AV: E=Sophos;i="5.96,167,1665471600"; d="scan'208";a="187259614" Received: from unknown (HELO email.microchip.com) ([170.129.1.10]) by esa2.microchip.iphmx.com with ESMTP/TLS/AES256-SHA256; 16 Nov 2022 06:29:53 -0700 Received: from chn-vm-ex03.mchp-main.com (10.10.85.151) by chn-vm-ex03.mchp-main.com (10.10.85.151) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.12; Wed, 16 Nov 2022 06:29:53 -0700 Received: from wendy (10.10.115.15) by chn-vm-ex03.mchp-main.com (10.10.85.151) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.12 via Frontend Transport; Wed, 16 Nov 2022 06:29:50 -0700 Date: Wed, 16 Nov 2022 13:29:33 +0000 From: Conor Dooley To: Anup Patel CC: Krzysztof Kozlowski , Conor Dooley , Palmer Dabbelt , Paul Walmsley , Thomas Gleixner , Marc Zyngier , Rob Herring , Krzysztof Kozlowski , Atish Patra , Alistair Francis , Anup Patel , , , Subject: Re: [PATCH 4/9] dt-bindings: Add RISC-V incoming MSI controller bindings Message-ID: References: <20221111044207.1478350-1-apatel@ventanamicro.com> <20221111044207.1478350-5-apatel@ventanamicro.com> <3037b4f9-268d-df03-380c-393a5d01f3ba@linaro.org> MIME-Version: 1.0 Content-Type: text/plain; charset="us-ascii" Content-Disposition: inline In-Reply-To: X-Spam-Status: No, score=-4.4 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_MED, SPF_HELO_PASS,SPF_PASS autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Wed, Nov 16, 2022 at 04:04:45PM +0530, Anup Patel wrote: > On Wed, Nov 16, 2022 at 2:30 PM Krzysztof Kozlowski > wrote: > > > > On 15/11/2022 23:34, Conor Dooley wrote: > > > On Mon, Nov 14, 2022 at 05:59:00PM +0530, Anup Patel wrote: > > >> On Sun, Nov 13, 2022 at 8:18 PM Conor Dooley wrote: > > > > > >>> Also, the file name says "riscv,imsic", the description says "IMSIC" but > > >>> you've used "imsics" in the compatible. Is this a typo, or a plural? > > >> > > >> Yes, the file name should be consistent. I will update the file name. > > > > > > Is there a reason why the compatible is plural when all of the other > > > mentions etc do not have an "s"? It really did look like a typo to me. > > > > > > It's the "incoming MSI controller", so I am unsure as to where the "s" > > > actually even comes from. Why not just use "riscv,imsic"? > > > > Yep, should be rather consistent with all others, and IMSIC stands for > > Integrated Circuit? > > This is intentionally plural because even though we have one > IMSIC per-CPU, Linux (and various OSes) expect one DT node > as MSI controller targeting all CPUs. Even still, calling it "riscv,imsic" would seem fair to me given the multiple regs make the distinct regions clear. I think I must have missed the bit at the end of the description though: + The device tree of a RISC-V platform will have one IMSIC device tree node + for each privilege level (machine or supervisor) which collectively describe + IMSIC interrupt files at that privilege level across CPUs (or HARTs). Perhaps, for eejits like me, that paragraph should become paragraph 3 instead of hiding it below the register layout etc? Anyways, existing name seems fine to me then w/ the filename update & increased prominence of the many-controllers-in-one statement. Maybe the devicetree gods think differently! > The plural compatible string "riscv,imsics" was chosen based > on consensus on RISC-V AIA Task Group meetings. btw, I see the following in the example: + reg = <0x28000000 0x2000>, /* Group0 IMSICs */ + <0x29000000 0x2000>; /* Group1 IMSICs */ And in the property: + reg: + minItems: 1 + maxItems: 128 + description: + Base address of each IMSIC group. It would appear that the comment there conflicts with the description of the reg property itself & it's that lack of consistency me confused (: Should the comments be in the singular form? Thanks, Conor.