Received: by 2002:a05:6358:d09b:b0:dc:cd0c:909e with SMTP id jc27csp2263163rwb; Thu, 17 Nov 2022 08:29:58 -0800 (PST) X-Google-Smtp-Source: AA0mqf7u+BL0MZvXdHIKECT8CQN8h7vRpDTjWf5C1cFcwKqdS9rmP90ykFb83HZkEYXqGZQWp/bh X-Received: by 2002:a17:903:2442:b0:188:712f:dfa5 with SMTP id l2-20020a170903244200b00188712fdfa5mr3284616pls.140.1668702598568; Thu, 17 Nov 2022 08:29:58 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1668702598; cv=none; d=google.com; s=arc-20160816; b=yNnMibK+Z9pMmXXXHTINO8AVbd/tpaPraD9LJDNb8uquMqkwIIKG0TQWwAbnHep3t/ TkEYJUWbLvH/Jh4FbGuCzg2nPG0dR4ysrjeEkm8+O1K5SWh+4xY5lSGRl6AWOImiA/MG Sm5avVvYGBnOOA+05nRfBxt8CLx+JO0NAFZVtqlXzu8+D3Rmx6kqXsfGtsIyPq2tavrp kRuuME1fy8Cz9/EgQ0tbED5ZLWn1bYfTyDfiJQtLPsoQOQPdGs3PYRXOjSvrW9ejynLG eSolJxL8zQ4GT6iMEIYCrYXCp1YPX5qsyojJrnUo7VRk8bkFeHzti0bKmMLqDNClyACR YyEg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from; bh=TrIdXNWkJsygSHofa5/A+n5g6QAS0UJfvU+UEFqXfK8=; b=TJ9Bb0heGGAIvYwPkZPrgwZhaAIR9aIhQ4vxbtjoG2U3/lqvUwEPwJRw9z/FqLbWSy x0CaCZiAUD4Ua2wTT8IM18N3zGWKvEWJipeNsvAB4S3Nfo5D4hg2wyXqsmWiwRiC6iHR 5aU3XKQOLarqg0QlJL6fRkLb3ecIvKHBnXF8vDc1e7Y/fX6lxUZoR66S9kFxYgkR7uc/ Fg21TsFv/FT8FBrC5icxQHJXei3QoSc0y5Dj8JvO8i3eEtKGpSIjJ2vQCqdhs0WN7GLF 5Z8onZ9YZJnebDkN2q1N10B6HqJG69TWRkylDUp1fJjFyZ7oKZPGsbTEE+9NtuPZcVBL MamA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id g26-20020a63111a000000b0046ef67cc137si1263966pgl.522.2022.11.17.08.29.46; Thu, 17 Nov 2022 08:29:58 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S240140AbiKQQOx (ORCPT + 92 others); Thu, 17 Nov 2022 11:14:53 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:50748 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S240332AbiKQQOh (ORCPT ); Thu, 17 Nov 2022 11:14:37 -0500 Received: from maillog.nuvoton.com (maillog.nuvoton.com [202.39.227.15]) by lindbergh.monkeyblade.net (Postfix) with ESMTP id 72FBF74ABA; Thu, 17 Nov 2022 08:14:26 -0800 (PST) Received: from NTHCCAS04.nuvoton.com (NTHCCAS04.nuvoton.com [10.1.8.29]) by maillog.nuvoton.com (Postfix) with ESMTP id 23E601C81204; Thu, 17 Nov 2022 23:59:51 +0800 (CST) Received: from NTHCCAS04.nuvoton.com (10.1.8.29) by NTHCCAS04.nuvoton.com (10.1.8.29) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2176.2; Thu, 17 Nov 2022 23:59:50 +0800 Received: from taln60.nuvoton.co.il (10.191.1.180) by NTHCCAS04.nuvoton.com (10.1.12.25) with Microsoft SMTP Server id 15.1.2176.2 via Frontend Transport; Thu, 17 Nov 2022 23:59:49 +0800 Received: by taln60.nuvoton.co.il (Postfix, from userid 10070) id 9013863A0A; Thu, 17 Nov 2022 17:59:49 +0200 (IST) From: Tomer Maimon To: , , , , , , , CC: , , , Tomer Maimon Subject: [PATCH v13 0/1] Introduce Nuvoton Arbel NPCM8XX BMC SoC Date: Thu, 17 Nov 2022 17:59:43 +0200 Message-ID: <20221117155944.32380-1-tmaimon77@gmail.com> X-Mailer: git-send-email 2.33.0 MIME-Version: 1.0 Content-Transfer-Encoding: 7BIT Content-Type: text/plain; charset=US-ASCII X-Spam-Status: No, score=0.3 required=5.0 tests=BAYES_00,DKIM_ADSP_CUSTOM_MED, FORGED_GMAIL_RCVD,FREEMAIL_FORGED_FROMDOMAIN,FREEMAIL_FROM, HEADER_FROM_DIFFERENT_DOMAINS,NML_ADSP_CUSTOM_MED,SPF_HELO_NONE, SPF_PASS autolearn=no autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This patchset adds clock support for the Nuvoton Arbel NPCM8XX Board Management controller (BMC) SoC family. This patchset cover letter is based from the initial support for NPCM8xx BMC to keep tracking the version history. all the other initial support patches had been applied to Linux kernel 6.0. This patchset was tested on the Arbel NPCM8XX evaluation board. Addressed comments from: - Stephen Boyd: https://www.spinics.net/lists/kernel/msg4551167.html Changes since version 12: - NPCM8XX clock driver - Use clk_parent_data in mux and div clock structure. - Add const to mux tables. - Using devm_clk_hw_register_fixed_rate function. - use only .name clk_parent_data instead .name and .fw_name. - Modify mask values in mux clocks. Changes since version 11: - NPCM8XX clock driver - Modify Kconfig help. - Modify loop variable to unsigned int. Changes since version 11: - NPCM8XX clock driver - Modify Kconfig help. - Modify loop variable to unsigned int. Changes since version 10: - NPCM8XX clock driver - Fix const warning. Changes since version 9: - NPCM8XX clock driver - Move configuration place. - Using clk_parent_data instead of parent_name - using devm_ioremap instead of ioremap. deeply sorry, I know we had a long discussion on what should the driver use, from other examples (also in other clock drivers) I see the combination of platform_get_resource and devm_ioremap are commonly used and it answer the reset and clock needs. Changes since version 8: - NPCM8XX clock driver - Move configuration place. - Add space before and aftre '{' '}'. - Handle devm_of_clk_add_hw_provider function error. Changes since version 7: - NPCM8XX clock driver - The clock and reset registers using the same memory region, due to it the clock driver should claim the ioremap directly without checking the memory region. Changes since version 6: - NPCM reset driver - Modify warning message. - dt-bindings: serial: 8250: Add npcm845 compatible string patch accepted, due to it the patch removed from the patchset. Changes since version 5: - NPCM8XX clock driver - Remove refclk if devm_of_clk_add_hw_provider function failed. - NPCM8XX clock source driver - Remove NPCM8XX TIMER_OF_DECLARE support, using the same as NPCM7XX. Changes since version 4: - NPCM8XX clock driver - Use the same quote in the dt-binding file. Changes since version 3: - NPCM8XX clock driver - Rename NPCM8xx clock dt-binding header file. - Remove unused structures. - Improve Handling the clocks registration. - NPCM reset driver - Add ref phandle to dt-binding. Changes since version 2: - Remove NPCM8xx WDT compatible patch. - Remove NPCM8xx UART compatible patch. - NPCM8XX clock driver - Add debug new line. - Add 25M fixed rate clock. - Remove unused clocks and clock name from dt-binding. - NPCM reset driver - Revert to npcm7xx dt-binding. - Skip dt binding quotes. - Adding DTS backward compatibility. - Remove NPCM8xx binding include file. - Warp commit message. - NPCM8XX device tree: - Remove unused clock nodes (used in the clock driver) - Modify gcr and rst node names. Changes since version 1: - NPCM8XX clock driver - Modify dt-binding. - Remove unsed definition and include. - Include alphabetically. - Use clock devm. - NPCM reset driver - Modify dt-binding. - Modify syscon name. - Add syscon support to NPCM7XX dts reset node. - use data structure. - NPCM8XX device tree: - Modify evb compatible name. - Add NPCM7xx compatible. - Remove disable nodes from the EVB DTS. Tomer Maimon (1): clk: npcm8xx: add clock controller drivers/clk/Kconfig | 8 + drivers/clk/Makefile | 1 + drivers/clk/clk-npcm8xx.c | 640 ++++++++++++++++++++++++++++++++++++++ 3 files changed, 649 insertions(+) create mode 100644 drivers/clk/clk-npcm8xx.c -- 2.33.0