Received: by 2002:a05:6358:d09b:b0:dc:cd0c:909e with SMTP id jc27csp1505675rwb; Fri, 18 Nov 2022 21:01:29 -0800 (PST) X-Google-Smtp-Source: AA0mqf7KFMnbjHLm4uA9JUYlS/pJWgZvibJCoeiYk2ANFbyqOIYhCtVc3Gv/GxdrX2FMdDWzI+Jj X-Received: by 2002:a17:90b:1102:b0:212:d76f:b9e6 with SMTP id gi2-20020a17090b110200b00212d76fb9e6mr16454506pjb.224.1668834088818; Fri, 18 Nov 2022 21:01:28 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1668834088; cv=none; d=google.com; s=arc-20160816; b=lly/PE1/uVmkt+i1LfjvhVG0WrPH4TLp5pBz09cKOCyDpeMAsDg7PcV571UIBrQqyq cjHRb+4CVIMMXx2PnjM/8g+jkThlgsp0a26ZqkTayhdpizpzMGs8jeP9rPQRiSFXNYt5 FBi/CqZHTXTTeSpYww71sNnuyBPpuMUF9UfjebgJ6hL2tFT54Zkp1WsQTeQ9/8QlXcbw PfoRhvu4lVzF6NJfea4/GH4Qc6n0P1NQQA+qALdYeFnq6Dod43jW94iqPiTDopfdH4zA nPS2VyqssSLI1VuOHt4TgFevgK8SoAEWF70Vm6Vw9L7YmmsxTXUrzjq5ycSBtOasxcoS 0y+g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=OgYEQP4J8SMqbD3u6qzX6mSIQHDLRx28RzMQI7u5ykA=; b=lMFntz/hXSQzgz/Ibz+pKEDbsCHxkhj8mChU7OPNGBWiJXjfu92EPox3qZQnR359I5 TxorUTPFMt4fedMnM7zG9w+NgIFo02uc5nWyKgiicZIGrZB38XeF/uzUzKEqukzvrcX1 g0LioLrThvSkYBtHKNsz0LXnrt4HtrE+sYMgxcktMG5fnCf/QIWsBB25kASImzdn1NWG 5TiKORsQ4of2hZuZCQQcjdz6FqHABhQqnds/+M7Dyti+00xvKEEiSt8YL28BUAJBax6A jgrFebMV53nFKswVmqcNWKAl8k8Li/UET+WtX5qF59XGOYfCmpKE4a2gKNFnDlBkSJtf EAyw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=aZcQ5S5s; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id e1-20020a170902744100b0017a8a84a3b6si5133559plt.106.2022.11.18.21.01.16; Fri, 18 Nov 2022 21:01:28 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=aZcQ5S5s; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S234080AbiKSEKu (ORCPT + 90 others); Fri, 18 Nov 2022 23:10:50 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:32858 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S233147AbiKSEKQ (ORCPT ); Fri, 18 Nov 2022 23:10:16 -0500 Received: from fllv0016.ext.ti.com (fllv0016.ext.ti.com [198.47.19.142]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id D924375DBA; Fri, 18 Nov 2022 20:09:57 -0800 (PST) Received: from lelv0265.itg.ti.com ([10.180.67.224]) by fllv0016.ext.ti.com (8.15.2/8.15.2) with ESMTP id 2AJ49m2n042861; Fri, 18 Nov 2022 22:09:48 -0600 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1668830988; bh=OgYEQP4J8SMqbD3u6qzX6mSIQHDLRx28RzMQI7u5ykA=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=aZcQ5S5sNnDOIIdo1jVRG4CYK+E++08IY0Y6wATHf8HzUkq9QNZP4T4JIX4+5k/Lo 9TkJq8ygF7i+1OWIgUyL2ooceLEfhGRdbvjq8o35kFAJiaY44yhCN9qn2eHFypYGe6 hgLvvWVL4Z1UcNxWHGXx1nKP9zP+4Wax0K7EYqD4= Received: from DFLE100.ent.ti.com (dfle100.ent.ti.com [10.64.6.21]) by lelv0265.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 2AJ49mpw001176 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Fri, 18 Nov 2022 22:09:48 -0600 Received: from DFLE110.ent.ti.com (10.64.6.31) by DFLE100.ent.ti.com (10.64.6.21) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.16; Fri, 18 Nov 2022 22:09:48 -0600 Received: from lelv0327.itg.ti.com (10.180.67.183) by DFLE110.ent.ti.com (10.64.6.31) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.16 via Frontend Transport; Fri, 18 Nov 2022 22:09:48 -0600 Received: from localhost (ileaxei01-snat.itg.ti.com [10.180.69.5]) by lelv0327.itg.ti.com (8.15.2/8.15.2) with ESMTP id 2AJ49jj0085647; Fri, 18 Nov 2022 22:09:47 -0600 From: Matt Ranostay To: , , , , , , CC: , , Subject: [PATCH v6 8/8] arm64: dts: ti: k3-j721s2-common-proc-board: Enable PCIe Date: Fri, 18 Nov 2022 20:09:06 -0800 Message-ID: <20221119040906.9495-9-mranostay@ti.com> X-Mailer: git-send-email 2.38.GIT In-Reply-To: <20221119040906.9495-1-mranostay@ti.com> References: <20221119040906.9495-1-mranostay@ti.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 X-Spam-Status: No, score=-4.4 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_MED, SPF_HELO_NONE,SPF_PASS autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Aswath Govindraju x1 lane PCIe slot in the common processor board is enabled and connected to J721S2 SOM. Add PCIe DT node in common processor board to reflect the same. Reviewed-by: Siddharth Vadapalli Signed-off-by: Aswath Govindraju Signed-off-by: Vignesh Raghavendra Signed-off-by: Matt Ranostay --- .../boot/dts/ti/k3-j721s2-common-proc-board.dts | 14 ++++++++++++++ 1 file changed, 14 insertions(+) diff --git a/arch/arm64/boot/dts/ti/k3-j721s2-common-proc-board.dts b/arch/arm64/boot/dts/ti/k3-j721s2-common-proc-board.dts index 0503e690cfaf..862611784ab3 100644 --- a/arch/arm64/boot/dts/ti/k3-j721s2-common-proc-board.dts +++ b/arch/arm64/boot/dts/ti/k3-j721s2-common-proc-board.dts @@ -374,6 +374,20 @@ flash@0{ }; }; +&pcie1_rc { + reset-gpios = <&exp1 2 GPIO_ACTIVE_HIGH>; + phys = <&serdes0_pcie_link>; + phy-names = "pcie-phy"; + num-lanes = <1>; +}; + +&pcie1_ep { + phys = <&serdes0_pcie_link>; + phy-names = "pcie-phy"; + num-lanes = <1>; + status = "disabled"; +}; + &mcu_mcan0 { status = "okay"; pinctrl-names = "default"; -- 2.38.GIT