Received: by 2002:a05:6358:d09b:b0:dc:cd0c:909e with SMTP id jc27csp3768081rwb; Sun, 20 Nov 2022 21:59:45 -0800 (PST) X-Google-Smtp-Source: AA0mqf5Jq1yP6yzdiTGxJAly/Bfm+1WFUCc8xY4NvXMwp3UKiHEuTX9/Fup4Sq/OmXahb22s9IJl X-Received: by 2002:a17:90a:5317:b0:213:95f:d37b with SMTP id x23-20020a17090a531700b00213095fd37bmr24637173pjh.60.1669010385076; Sun, 20 Nov 2022 21:59:45 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1669010385; cv=none; d=google.com; s=arc-20160816; b=uXWdObzHxtzszy5/pPLng2XBSsYNYzTWDD7vmz5PrQUuBeFi1chSif7lpo2ntJlJDG oPd5M25wpaHiJd24RmN5sU7O6wr0NDE4T5LEUcd724Yz3Xqfyi8HADz69ijVpC83bF1I jUUJovCbUdIQkbpJt7b/huVyBpa9F6uFO86A4E8/8kiZQL8KUKObnSWykI4bDooUMhCm a3HBTuiFl4OoY9CK8XKdBtXg6QvwDfTPZW2PKDr8Bscw0rRksNjbcbs4aKPZR3ETtN+a S+NeuHynqie0CNNLS3o8N2/YOWPTUPYHhh9j+gxiJRoaS/fPsmEXJQrVgUGT8DCAIpQJ 6Sgw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:in-reply-to:content-disposition:mime-version :references:message-id:subject:cc:to:from:date:dkim-signature; bh=SmbSGrfMl5sX57mZPY6ziSauUhzIAv3tjbcoM5dFVJ0=; b=zNGzX0sMwF12zRsdUrk+ymvRkq19DLjFGMirPT2QQGuZMhzescbCVbIhFPrwzi4I+p pBUHQuUi3CbSs4KZsW1LkEc6egoLbNQTffRMkhi4ZYB6uv1u/VgMWVowCKEXatCWxIXQ HJy+BbQ3WPlY8b06rwD0mjmhr2QYjua07Kb6rtY9LsIE/hUvOlqSrbU6N9EtGQbZt7v/ nk/+kVPRXlQGJAfQj9zEQOSXTEVWhKwYzh2m4V6mdBPN+wP4NnXfbkkMVRYLkuW73JXA +3xhriBnXMY5PJuVVYIIF1+Qcjbn/Qh9XLOM+SrjjdCk+5gRY0Ue+mjvAgKFf5sadmkj mPWA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=WF+QyOdo; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id y24-20020a170902b49800b00176e4ac448esi9612601plr.224.2022.11.20.21.59.21; Sun, 20 Nov 2022 21:59:45 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=WF+QyOdo; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229618AbiKUFUJ (ORCPT + 90 others); Mon, 21 Nov 2022 00:20:09 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:40106 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229502AbiKUFUE (ORCPT ); Mon, 21 Nov 2022 00:20:04 -0500 Received: from mail-pf1-x42f.google.com (mail-pf1-x42f.google.com [IPv6:2607:f8b0:4864:20::42f]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id B0B51EB0 for ; Sun, 20 Nov 2022 21:20:02 -0800 (PST) Received: by mail-pf1-x42f.google.com with SMTP id b29so10318999pfp.13 for ; Sun, 20 Nov 2022 21:20:02 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=in-reply-to:content-disposition:mime-version:references:message-id :subject:cc:to:from:date:from:to:cc:subject:date:message-id:reply-to; bh=SmbSGrfMl5sX57mZPY6ziSauUhzIAv3tjbcoM5dFVJ0=; b=WF+QyOdocMZsoAKkxVFEye9m3D809X7KmFNnNW3D+NdIuMak/E1R9mrOppMi7knBeb RrHclkIGnq55SD/RFJl3E/GCN0Zi0EOuE0VzLNq7+Unbh8jXR0zMxga6AarB4dgS/2nj 9oGjeseSlNzcYGEu+jDITIhIo3SyBDZt1TX+tq9SdZEW2Vz69iUxnu1VUhCklR7wtjw0 aiyeh//5DYB/nu66CC3qBnbQt/KRTltDbzsfZVNi5qb41fFZ1VQ5WWAf8sNYqdGIK0NZ GtG3HOY7faNlDbuc/x3TLfRhd1EXumO3p07pWPxYA5uKS751WcmozXEGVEQhdifxYJNw orzg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=in-reply-to:content-disposition:mime-version:references:message-id :subject:cc:to:from:date:x-gm-message-state:from:to:cc:subject:date :message-id:reply-to; bh=SmbSGrfMl5sX57mZPY6ziSauUhzIAv3tjbcoM5dFVJ0=; b=xTrZRcV99XJ0Dk4A+H5sRFPAk/Aa6je9j+0iml3vTqY85HOIL3yMZ1RI70ntuV3ZzM 8/oDC6eU1L5rYkRtR1d1GMKmj/mxNcr3F/J8YaQP9e1QKNmP9ToSJV9YjBEgVC7kZjMK Ubi6o4ztC/W+/2qG2NJhLerOMziLogrzzsAgAisz0rVu3EJcoz9bqT9CTCABQzLm46mG HgAOPnqzEdnQdV0EY4duZXiqTVPKx0tIJ4Ddv1I061ltTQO/pJiSQxhxrEJJemgjYbNL wnw/qx8kPFUE+4qzX6q/Un3/+LJB0PeA3XUwipEheFq61y0TZyrR1R2M9IiDbw2VqI2q X7EA== X-Gm-Message-State: ANoB5pn+3r5JCHvUJAtdaczmHxOB+/An9rSRaYu1IIBehHy2wiHeIF5M XK0gfCjZwpmC0LiexZ75gctCDw== X-Received: by 2002:a63:1601:0:b0:454:228c:742b with SMTP id w1-20020a631601000000b00454228c742bmr3404949pgl.494.1669008002232; Sun, 20 Nov 2022 21:20:02 -0800 (PST) Received: from localhost ([122.172.85.60]) by smtp.gmail.com with ESMTPSA id u139-20020a627991000000b00561cf757749sm7616978pfc.183.2022.11.20.21.20.01 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 20 Nov 2022 21:20:01 -0800 (PST) Date: Mon, 21 Nov 2022 10:49:59 +0530 From: Viresh Kumar To: Manivannan Sadhasivam Cc: andersson@kernel.org, krzysztof.kozlowski+dt@linaro.org, rafael@kernel.org, robh+dt@kernel.org, johan@kernel.org, devicetree@vger.kernel.org, linux-arm-msm@vger.kernel.org, linux-kernel@vger.kernel.org, linux-pm@vger.kernel.org Subject: Re: [PATCH v7 0/4] qcom-cpufreq-hw: Add CPU clock provider support Message-ID: <20221121051959.hphzjuaif423xwn6@vireshk-i7> References: <20221117053145.10409-1-manivannan.sadhasivam@linaro.org> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20221117053145.10409-1-manivannan.sadhasivam@linaro.org> X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_NONE, SPF_HELO_NONE,SPF_PASS autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 17-11-22, 11:01, Manivannan Sadhasivam wrote: > Hello, > > This series adds clock provider support to the Qcom CPUFreq driver for > supplying the clocks to the CPU cores in Qcom SoCs. > > The Qualcomm platforms making use of CPUFreq HW Engine (EPSS/OSM) supply > clocks to the CPU cores. But this is not represented clearly in devicetree. > There is no clock coming out of the CPUFreq HW node to the CPU. This created > an issue [1] with the OPP core when a recent enhancement series was submitted. > Eventhough the issue got fixed in the OPP framework in the meantime, that's > not a proper solution and this series aims to fix it properly. > > There was also an attempt made by Viresh [2] to fix the issue by moving the > clocks supplied to the CPUFreq HW node to the CPU. But that was not accepted > since those clocks belong to the CPUFreq HW node only. > > The proposal here is to add clock provider support to the Qcom CPUFreq HW > driver to supply clocks to the CPUs that comes out of the EPSS/OSM block. > This correctly reflects the hardware implementation. > > The clock provider is a simple one that just provides the frequency of the > clocks supplied to each frequency domain in the SoC using .recalc_rate() > callback. The frequency supplied by the driver will be the actual frequency > that comes out of the EPSS/OSM block after the DCVS operation. This frequency > is not same as what the CPUFreq framework has set but it is the one that gets > supplied to the CPUs after throttling by LMh. > > This series has been tested on SM8450 based dev board with the OPP hack removed > and hence there is a DTS change only for that platform. Once this series gets > accepted, rest of the platform DTS can also be modified and finally the hack on > the OPP core can be dropped. Applied. Thanks. If you get review comments later on, please send incremental patches for that. -- viresh