Received: by 2002:a05:6358:d09b:b0:dc:cd0c:909e with SMTP id jc27csp5000534rwb; Mon, 21 Nov 2022 15:09:08 -0800 (PST) X-Google-Smtp-Source: AA0mqf4doczODKqhvDowqqgG6Ff4mh+VElQLmqpThSh3fJzVfr3ySvRSrKOT/V1l150ciN1z8MsT X-Received: by 2002:a63:a54d:0:b0:46f:8466:745c with SMTP id r13-20020a63a54d000000b0046f8466745cmr7722158pgu.87.1669072148000; Mon, 21 Nov 2022 15:09:08 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1669072147; cv=none; d=google.com; s=arc-20160816; b=cgewYYJG+Fy94qakc8BtKdOGPHVVJ1TOeV0yfjgVsbC9Ehxk/h5SG6vJod5Ivz29oM tbXe1yigVp4fH44hTnfgG5MjjPjygQtfrcWPKB5k+U7dbD0oU5NRZgmWKCGGwi/xYPJh 1o70bdsSm4QOaCmz7ic1B7gsO8n6GChV+Y5D++dPzpv/YUMtAzczTdNgGZephWbkA+c9 hb65FhlN6Z11qTggudzMYpOcdzAWxHoNrbcdZIg+wv9opaB0ntpWOi94XsIOG0ySTPaX OnoEAxMJXN5sZp7h4OX581J2/Lef/Glk9P06wVFi/k4YcfxdvwHD/49dK+Fb/llq4Lsc NKrA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:references:in-reply-to:user-agent:subject:cc:to:from :date; bh=JZFKCB9kXexLDAPMbLABrB9+n8bvndGMQByF3kX9Heo=; b=JaXJ7kk5NY6LVIxjUux0gxao7KBJvsK83YgMbonlACBeEM+MchBWO+CxjS7Uo0lB44 TiwPIzXXItaUb9xnNfpc1vFhnNfnPlkvo5ZubXcy52Pns8j7w20Xqxi3eh0J0ifkwEbv GGZEpSL8FybVQMETkDIMsRo/Y/Ebcd1Lj0s9OF8SRmhZtLhPQC3odvLkhm8SQaXj76Dd 7NO57P8gQbZTj9ycz68ZyMGifpCKVPQxLVTb/V6lllK+G0IX8/6gMqOMGWlLg5c++sNI uEcyS14yz/84MG9tDktNDnNf0f4AFigNxy+vwk3wqkn7fALb5+QsfXWlT9EGphbsq1ZH CaRg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id j9-20020aa78dc9000000b0056262d97880si10677267pfr.186.2022.11.21.15.08.43; Mon, 21 Nov 2022 15:09:07 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231696AbiKUWf5 convert rfc822-to-8bit (ORCPT + 91 others); Mon, 21 Nov 2022 17:35:57 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:44148 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229772AbiKUWfv (ORCPT ); Mon, 21 Nov 2022 17:35:51 -0500 Received: from relay03.th.seeweb.it (relay03.th.seeweb.it [5.144.164.164]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 8A3CF2DF8 for ; Mon, 21 Nov 2022 14:35:50 -0800 (PST) Received: from [127.0.0.1] (bband-dyn193.178-41-216.t-com.sk [178.41.216.193]) (using TLSv1.3 with cipher TLS_AES_128_GCM_SHA256 (128/128 bits) key-exchange X25519 server-signature RSA-PSS (2048 bits) server-digest SHA256) (No client certificate requested) by m-r1.th.seeweb.it (Postfix) with ESMTPSA id 8150C1F8A5; Mon, 21 Nov 2022 23:35:48 +0100 (CET) Date: Mon, 21 Nov 2022 23:35:46 +0100 From: Martin Botka To: Marijn Suijten , phone-devel@vger.kernel.org CC: ~postmarketos/upstreaming@lists.sr.ht, AngeloGioacchino Del Regno , Konrad Dybcio , Jami Kettunen , Rob Clark , Abhinav Kumar , Dmitry Baryshkov , Sean Paul , David Airlie , Daniel Vetter , Stephen Boyd , Vinod Koul , Bjorn Andersson , Vinod Polimera , linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, linux-kernel@vger.kernel.org Subject: =?US-ASCII?Q?Re=3A_=5BPATCH=5D_drm/msm/dpu=3A_Print_inte?= =?US-ASCII?Q?rrupt_index_in_addition_to_the_mask?= User-Agent: K-9 Mail for Android In-Reply-To: <20221121222456.437815-1-marijn.suijten@somainline.org> References: <20221121222456.437815-1-marijn.suijten@somainline.org> Message-ID: <60E46E34-763F-4D03-B0CC-70B5A8AA660D@somainline.org> MIME-Version: 1.0 Content-Type: text/plain; charset=utf-8 Content-Transfer-Encoding: 8BIT X-Spam-Status: No, score=-1.9 required=5.0 tests=BAYES_00,RCVD_IN_DNSWL_NONE, SPF_HELO_NONE,SPF_PASS autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On November 21, 2022 11:24:55 PM GMT+01:00, Marijn Suijten wrote: >The mask only describes the `irq_idx % 32` part, making it generally >impossible to deduce what interrupt is being enabled/disabled. Since >`debug/core_irq` in debugfs (and other prints) also include the full >`DPU_IRQ_IDX()` value, print the same full value here for easier >correlation instead of only adding the `irq_idx / 32` part. > >Furthermore, make the dbgstr messages more consistent. > >Signed-off-by: Marijn Suijten >--- > drivers/gpu/drm/msm/disp/dpu1/dpu_hw_interrupts.c | 12 ++++++------ > 1 file changed, 6 insertions(+), 6 deletions(-) > >diff --git a/drivers/gpu/drm/msm/disp/dpu1/dpu_hw_interrupts.c b/drivers/gpu/drm/msm/disp/dpu1/dpu_hw_interrupts.c >index cf1b6d84c18a..64589a9c2c51 100644 >--- a/drivers/gpu/drm/msm/disp/dpu1/dpu_hw_interrupts.c >+++ b/drivers/gpu/drm/msm/disp/dpu1/dpu_hw_interrupts.c >@@ -252,9 +252,9 @@ static int dpu_hw_intr_enable_irq_locked(struct dpu_hw_intr *intr, int irq_idx) > > cache_irq_mask = intr->cache_irq_mask[reg_idx]; > if (cache_irq_mask & DPU_IRQ_MASK(irq_idx)) { >- dbgstr = "DPU IRQ already set:"; >+ dbgstr = "already "; > } else { >- dbgstr = "DPU IRQ enabled:"; >+ dbgstr = ""; > > cache_irq_mask |= DPU_IRQ_MASK(irq_idx); > /* Cleaning any pending interrupt */ >@@ -268,7 +268,7 @@ static int dpu_hw_intr_enable_irq_locked(struct dpu_hw_intr *intr, int irq_idx) > intr->cache_irq_mask[reg_idx] = cache_irq_mask; > } > >- pr_debug("%s MASK:0x%.8lx, CACHE-MASK:0x%.8x\n", dbgstr, >+ pr_debug("DPU IRQ %d %senabled: MASK:0x%.8lx, CACHE-MASK:0x%.8x\n", irq_idx, dbgstr, > DPU_IRQ_MASK(irq_idx), cache_irq_mask); > > return 0; >@@ -301,9 +301,9 @@ static int dpu_hw_intr_disable_irq_locked(struct dpu_hw_intr *intr, int irq_idx) > > cache_irq_mask = intr->cache_irq_mask[reg_idx]; > if ((cache_irq_mask & DPU_IRQ_MASK(irq_idx)) == 0) { >- dbgstr = "DPU IRQ is already cleared:"; >+ dbgstr = "already "; > } else { >- dbgstr = "DPU IRQ mask disable:"; >+ dbgstr = ""; > > cache_irq_mask &= ~DPU_IRQ_MASK(irq_idx); > /* Disable interrupts based on the new mask */ >@@ -317,7 +317,7 @@ static int dpu_hw_intr_disable_irq_locked(struct dpu_hw_intr *intr, int irq_idx) > intr->cache_irq_mask[reg_idx] = cache_irq_mask; > } > >- pr_debug("%s MASK:0x%.8lx, CACHE-MASK:0x%.8x\n", dbgstr, >+ pr_debug("DPU IRQ %d %sdisabled: MASK:0x%.8lx, CACHE-MASK:0x%.8x\n", irq_idx, dbgstr, > DPU_IRQ_MASK(irq_idx), cache_irq_mask); > > return 0; Looks good to me. Reviewed-by: Martin Botka