Received: by 2002:a05:6358:d09b:b0:dc:cd0c:909e with SMTP id jc27csp5569203rwb; Tue, 22 Nov 2022 01:40:34 -0800 (PST) X-Google-Smtp-Source: AA0mqf4weTLwlIfRo7MtIyEM4CNFlexDkPmbSZOpiXaK50dZnFL9ooRfr+PL1Odf0uNJnE1KVKh2 X-Received: by 2002:a17:906:4ed9:b0:7ae:664a:a7d2 with SMTP id i25-20020a1709064ed900b007ae664aa7d2mr19508683ejv.676.1669110034232; Tue, 22 Nov 2022 01:40:34 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1669110034; cv=none; d=google.com; s=arc-20160816; b=asYeiL3ZwgF1RQCOyBiVMx12uxN03bmbQYZSCZvVo2cKeNftpVrii+HXphr9a3DxGf O/vbaJaqsWu5gljPQ8/5hkToFVLOnmvbPGbajW70xeGUNwo5buqK+8SvhFDCxCZ6SQOr dQpABq0oCUJE2GLT/wrM3avMAANLZpKaUuaBiSFoJU9BU+tbbSH74/vAd6OfcRErB91Z CIg/WmiVRFcmoLinQsAl2f90aqprz4bfxyMXxjsoLaIKMoQkiC+BTtwSmWWjU6TNdmKm EIi4vRJM94bvAykOnTpFu+TSVOrnYBHXyXU9EWufzRnJ9ERdbUl7cQnYDkvS486cT84B ukJQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:organization:in-reply-to:content-disposition :mime-version:references:message-id:subject:cc:to:from:date :dkim-signature; bh=rAKxt4z6P6NA54tXuyfRVzm/GJdImGAZr40ViSWSVmU=; b=aYfmNsWkQgc1eYMngETwLm5sCFCHFxQ5rBYrjKwemh5Umb+mw64WrItcUX7APykp9I sAxD8/1T2z0xykFlfnvKzeC+kO7la42QOZBxua0cvosOWuZf/jlESTZNaujikiIGsHZ8 oLLfJ4oMxvi7g7gTntwVc/Uv5dGbCdnuSPsOF7ndIl5wXgF9KreaEnnnhV+WuVM6E2hy mIKiY7+qUmOnLORFvlfAlpwCPYUXXHcrNI+UHl28HwPWGSES0IB+PC8edflb8dqdAD6N bFskagrTUEH6cr6g8R4dL4PwJ9NZCkzbmmOptw3WhuqAOKiQAcWxOVG2yT4gV3QCK0G3 IviQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=BimsSOpm; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id nb22-20020a1709071c9600b0078d0a31f987si13122884ejc.755.2022.11.22.01.40.11; Tue, 22 Nov 2022 01:40:34 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=BimsSOpm; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S233279AbiKVJOi (ORCPT + 91 others); Tue, 22 Nov 2022 04:14:38 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:48316 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S233318AbiKVJOZ (ORCPT ); Tue, 22 Nov 2022 04:14:25 -0500 Received: from mga01.intel.com (mga01.intel.com [192.55.52.88]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 5D46A490A2 for ; Tue, 22 Nov 2022 01:14:23 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1669108463; x=1700644463; h=date:from:to:cc:subject:message-id:references: mime-version:in-reply-to; bh=dyyb6T2FF4wNQFOAKOH3RVlIgz0ShxAYmBVBgL6goeo=; b=BimsSOpmMZ+KzoeqPNuaXCY7x4Cf82k8hOmUOnWra1OiSX4AMRssSbbC j6+2avilPblFgNL+tnfc18D+9RRWPhNFNlRHvKxgIrXwvZMXr2jgPxhq3 LSRUcA7gbmJ7TpAR8cYMz7mNp+fy2R7QyTDrU+9wKcn0ggGcXPoTc16Og ab8T+RQPmXLX5WzMnNG2+O6osIZDYDAam0BzgsA1SAjDMFFPxWJ6yyXoW PrVB2gHN2o/eWFD3VGWFxzgM6aUec8M0p4oZ9k5zwFBjF5pxnpAtDPTY7 xwPLm6ALcVa+a0G70zY9TFJyu344vuCNM49lMiP8xXdYpRK0cQXHOUmMt w==; X-IronPort-AV: E=McAfee;i="6500,9779,10538"; a="340639755" X-IronPort-AV: E=Sophos;i="5.96,183,1665471600"; d="scan'208";a="340639755" Received: from orsmga008.jf.intel.com ([10.7.209.65]) by fmsmga101.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 22 Nov 2022 01:14:22 -0800 X-ExtLoop1: 1 X-IronPort-AV: E=McAfee;i="6500,9779,10538"; a="672419094" X-IronPort-AV: E=Sophos;i="5.96,183,1665471600"; d="scan'208";a="672419094" Received: from smile.fi.intel.com ([10.237.72.54]) by orsmga008.jf.intel.com with ESMTP; 22 Nov 2022 01:14:19 -0800 Received: from andy by smile.fi.intel.com with local (Exim 4.96) (envelope-from ) id 1oxPM9-00FgsZ-24; Tue, 22 Nov 2022 11:14:17 +0200 Date: Tue, 22 Nov 2022 11:14:17 +0200 From: Andy Shevchenko To: Rahul Tanwar Cc: bigeasy@linutronix.de, robh@kernel.org, tglx@linutronix.de, mingo@redhat.com, bp@alien8.de, x86@kernel.org, hpa@zytor.com, dave.hansen@linux.intel.com, linux-kernel@vger.kernel.org, linux-lgm-soc@maxlinear.com Subject: Re: [PATCH v3 4/4] x86/of: Add support for boot time interrupt delivery mode configuration Message-ID: References: MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: Organization: Intel Finland Oy - BIC 0357606-4 - Westendinkatu 7, 02160 Espoo X-Spam-Status: No, score=-7.0 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_EF,RCVD_IN_DNSWL_HI, RCVD_IN_MSPIKE_H3,RCVD_IN_MSPIKE_WL,SPF_HELO_NONE,SPF_NONE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Tue, Nov 22, 2022 at 03:39:10PM +0800, Rahul Tanwar wrote: > Presently, init/boot time interrupt delivery mode is enumerated > only for ACPI enabled systems by parsing MADT table or for older > systems by parsing MP table. But for OF based x86 systems, it is > assumed & hardcoded to legacy PIC mode. This is a bug for > platforms which are OF based but do not use 8259 compliant legacy > PIC interrupt controller. Such platforms can not even boot because > of this bug/hardcoding. > > Fix this bug by adding support for configuration of init time > interrupt delivery mode for x86 OF based systems by introducing a > new optional boolean property 'intel,virtual-wire-mode' for > interrupt-controller node of local APIC. This property emulates > IMCRP Bit 7 of MP feature info byte 2 of MP floating pointer > structure. > > Defaults to legacy PIC mode if absent. Configures it to virtual > wire compatibility mode if present. > Fixes: 3879a6f32948 ("x86: dtb: Add early parsing of IO_APIC") If it was never working, there is nothing to fix. OTOH, without Cc: stable@ this is up to stable maintainers to backport. > Suggested-by: Andy Shevchenko I definitely haven't suggested this fix. ... The code looks good to me. -- With Best Regards, Andy Shevchenko