Received: by 2002:a05:6358:d09b:b0:dc:cd0c:909e with SMTP id jc27csp8532444rwb; Thu, 24 Nov 2022 00:23:08 -0800 (PST) X-Google-Smtp-Source: AA0mqf6X5Nq9Ozs2sz9cuNu0aOSlj1uN3GROAiCwZShv6R52IXl4AJ0/sMk8CVjstZhX8bCBwKmX X-Received: by 2002:a17:903:2591:b0:179:e1f6:d24d with SMTP id jb17-20020a170903259100b00179e1f6d24dmr12482760plb.91.1669278188400; Thu, 24 Nov 2022 00:23:08 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1669278188; cv=none; d=google.com; s=arc-20160816; b=Enibd/+t55IkgiNkR1Wd1EJhheUavOmkE7B9RyCzShdfmYfIk0gtaRW9Qg2NpRFOCm YePPsMPHtqYk+c3BP6tJ9SbKX1bD+070Y/qjYaBbK3/S50RkdBpUSQw7dDmLjuNB/yuo dCmHdJrR5WG1HQCUM//21Xl02f8xLPqFw+XOksvc5ZYpgPRxzxxSmlt+fzTJEScTtzeb mfNIFIYJ/89Yt9jkY+Gezt3LalEw63uMUMcQznyFqvGNYl2zivRhZm97XPCbhzd3g0oK UQodsFIazoRqBHW87AuC6hIt+X3kv05NV0GO8Q6T4zGHO3Le3vKI7CTEKICmfOZIo+X2 3iOw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:dkim-signature; bh=Bq85rwF6GyuPw/B2OMdZPYclCJ+4v64WuSo4YBPhmBc=; b=MXfyjMFKQXKe9ect85aPscA5pxbzK7jzVpHPohGemIUyUXUVHcSIytB8TaEivw6D1E PF9/LmUmFhrg1IFK7ZTpJfVEXLBn7S9dmkxg19C8qmLYFlaV6YKpYYBwJdd4lBdvJVbF x9gS7Nx2FdhAX6BIJZuIJmM6+1JrSt0gTg/y9C+ZfuNagqy509xKwXAhNbk4AVc0HiFu JRGqUEbkRRxVaDp8kPSFLiHQaITVnyeVnmFrCj1I8vsNMknH/AUl+GVpYRgFwt5mnhmX qhdRY0YTE4B8vPG5XJEhO8VizlFYE8QxtDP2o1CcWEPTyfKkbYwZ5sFYHnaaSmO3aDNv ensA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=kbO7rw7P; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id e8-20020a170902ef4800b00186bb39ff55si432715plx.427.2022.11.24.00.22.57; Thu, 24 Nov 2022 00:23:08 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=kbO7rw7P; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229889AbiKXIOK (ORCPT + 88 others); Thu, 24 Nov 2022 03:14:10 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:57918 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229799AbiKXIM4 (ORCPT ); Thu, 24 Nov 2022 03:12:56 -0500 Received: from lelv0142.ext.ti.com (lelv0142.ext.ti.com [198.47.23.249]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id AFD3714D2D; Thu, 24 Nov 2022 00:12:42 -0800 (PST) Received: from fllv0034.itg.ti.com ([10.64.40.246]) by lelv0142.ext.ti.com (8.15.2/8.15.2) with ESMTP id 2AO8CV0G024988; Thu, 24 Nov 2022 02:12:31 -0600 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1669277551; bh=Bq85rwF6GyuPw/B2OMdZPYclCJ+4v64WuSo4YBPhmBc=; h=From:To:CC:Subject:Date; b=kbO7rw7P0FjMjRFB/9vZxRpYBn2BXTq+IMKtgVrwGZmKFvJTtnscz38Wdic38amyD Ky1QoQivoUzayMROQwG/FQ3qTLmYnJDkqHeyaiUaWEvZg9H3XKXLJayvkEy715qNiT 97E90ZuvjbZJ8ZsMvl3edoi5PAIObgePsDaVjGkQ= Received: from DFLE107.ent.ti.com (dfle107.ent.ti.com [10.64.6.28]) by fllv0034.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 2AO8CUOr036607 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Thu, 24 Nov 2022 02:12:30 -0600 Received: from DFLE102.ent.ti.com (10.64.6.23) by DFLE107.ent.ti.com (10.64.6.28) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.16; Thu, 24 Nov 2022 02:12:30 -0600 Received: from lelv0327.itg.ti.com (10.180.67.183) by DFLE102.ent.ti.com (10.64.6.23) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.16 via Frontend Transport; Thu, 24 Nov 2022 02:12:30 -0600 Received: from localhost (ileaxei01-snat2.itg.ti.com [10.180.69.6]) by lelv0327.itg.ti.com (8.15.2/8.15.2) with ESMTP id 2AO8CR8j063883; Thu, 24 Nov 2022 02:12:29 -0600 From: Matt Ranostay To: , , , , , , , , , , CC: , , , , Matt Ranostay Subject: [PATCH v7 0/5] PCI: add 4x lane support for pci-j721e controllers Date: Thu, 24 Nov 2022 00:12:16 -0800 Message-ID: <20221124081221.1206167-1-mranostay@ti.com> X-Mailer: git-send-email 2.38.GIT MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 X-Spam-Status: No, score=-4.4 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_MED, SPF_HELO_NONE,SPF_PASS autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Adding of additional support to Cadence PCIe controller (i.e. pci-j721e.c) for up to 4x lanes, and reworking of driver to define maximum lanes per board configuration. Changes from v1: * Reworked 'PCI: j721e: Add PCIe 4x lane selection support' to not cause regressions on 1-2x lane platforms Changes from v2: * Correct dev_warn format string from %d to %u since lane count is a unsigned integer * Update CC list Changes from v3: * Use the max_lanes setting per chip for the mask size required since bootloader could have set num_lanes to a higher value that the device tree which would leave in an undefined state * Reorder patches do the previous change to not break bisect * Remove line breaking for dev_warn to allow better grepping and since no strict 80 columns anymore Changes from v4: * Correct invalid settings for j7200 PCIe RC + EP * Add j784s4 configuration for selection of 4x lanes Changes from v5: * Dropped 'PCI: j721e: Add warnings on num-lanes misconfiguration' patch from series * Reworded 'PCI: j721e: Add per platform maximum lane settings' commit message * Added yaml documentation and schema checks for ti,j721e-pci-* lane checking Changes from v6: * Fix wordwrapping in commit messages from ~65 columns to correct 75 columns * Re-ran get_maintainers.pl to add missing maintainers in CC Matt Ranostay (5): dt-bindings: PCI: ti,j721e-pci-*: add checks for num-lanes PCI: j721e: Add per platform maximum lane settings PCI: j721e: Add PCIe 4x lane selection support dt-bindings: PCI: ti,j721e-pci-*: add j784s4-pci-* compatible strings PCI: j721e: add j784s4 PCIe configuration .../bindings/pci/ti,j721e-pci-ep.yaml | 40 +++++++++++++++-- .../bindings/pci/ti,j721e-pci-host.yaml | 40 +++++++++++++++-- drivers/pci/controller/cadence/pci-j721e.c | 44 ++++++++++++++++--- 3 files changed, 113 insertions(+), 11 deletions(-) -- 2.38.GIT