Received: by 2002:a05:6358:d09b:b0:dc:cd0c:909e with SMTP id jc27csp10350874rwb; Fri, 25 Nov 2022 03:57:32 -0800 (PST) X-Google-Smtp-Source: AA0mqf5NNv1dPc/FMLU1RJUkAlTrF4RopAZieWeFctqAqSS7ZYfHQijYlVR4wf8pha4+n2GKAjlH X-Received: by 2002:a17:906:830d:b0:79e:5ea1:4f83 with SMTP id j13-20020a170906830d00b0079e5ea14f83mr17741144ejx.372.1669377451774; Fri, 25 Nov 2022 03:57:31 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1669377451; cv=none; d=google.com; s=arc-20160816; b=KLUszlDVGHweOcUBec03YaYNdJwkiiYmfpcHjKsx2RH/sa9uWBbUnIsTvocW497mdh C964SUkSRR6rsxOxNGD9wBAvqKD0K8UnT8mqag3kfkK92x1OOCXtFULsbNxy4+tmAus2 o6dO1e0cyc/h60AL+xRDpMrMvBKBRuZFVZUqOGNJC979d+FxA3+SrKfevHSzW4DIYXHl hpvhGk+MSuFBot4tp1qwxpK6fvn4RMRXeRjLIT9A/kHd4Ydg1HY8WRdgucEmphoMPVQg WoXuj5bKhEY7grGAd4dnJrZCnXVXNNcwhGf7MK2B/WzS/lBBkvNLdvKmR1uD3YSFaJNm JBeg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:dkim-signature; bh=vYP+2oM34cmJFG3V0Ltp7GNtutJIbBXEhCpqNRxYA1c=; b=WFmr/EG46Ve7MN6uuJzIM15vXz3PPYu2S7ltDFVjkJ9fAFNsKk6oJO86uxCqrKKqqI B7B3wqxFcCSm3s9qdfUSobkNxQ9OeMospBmqaH71MJTGeRycE1ptBeKuwqpIwkT/4x+k 3aPqBp+Pbh02Vg8r60oqZhGUo719iJApBdll6X4kyJO1eFjlbh0XARE5VFoOJCdWqLvP xnRoD43sKo4i/oW2bUvCTtwKXi+fGNBjFqDS9cuy3dOUmc1d1WidoKSeDqaVav+PKMbs cKEe7OZB8NIvhO8VoJ/E8lQ1QEKPeLsZHtrJj2+1CxXdvop4ApOz2fYNfeAIOCDAK8hP XMfg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ventanamicro.com header.s=google header.b=Pj9Bv7nv; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id u1-20020a1709064ac100b00778d193ca81si2332217ejt.550.2022.11.25.03.57.10; Fri, 25 Nov 2022 03:57:31 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@ventanamicro.com header.s=google header.b=Pj9Bv7nv; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229617AbiKYLVi (ORCPT + 86 others); Fri, 25 Nov 2022 06:21:38 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:48258 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230232AbiKYLV3 (ORCPT ); Fri, 25 Nov 2022 06:21:29 -0500 Received: from mail-pf1-x42f.google.com (mail-pf1-x42f.google.com [IPv6:2607:f8b0:4864:20::42f]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 52E7226132 for ; Fri, 25 Nov 2022 03:21:29 -0800 (PST) Received: by mail-pf1-x42f.google.com with SMTP id b29so3865451pfp.13 for ; Fri, 25 Nov 2022 03:21:29 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ventanamicro.com; s=google; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to; bh=vYP+2oM34cmJFG3V0Ltp7GNtutJIbBXEhCpqNRxYA1c=; b=Pj9Bv7nv0hGxcqolfF4+yd/oe3Ub2fzfkcuWjrMi0VinpJH7fvdtr/YljSrODKWK0f FM+Mz95Ur9WpLh6f0vCmbssVFWKWW2ofL/8GDnurs+S0sQiggICep5VwM2LXFol6x39I VidgCoZBzSc/iITMBjwMr6oD8SDGBCXmlYseTtMP6EAqIiGyrcbLVj/aWlZlvIJVrE8X XCIDAbGNlmDkUOdyCXP80IqSGHQa/rtF0lFEalT59kd7Z3ns30vsO3buNBshk1Ou/CtZ RkgoP5HGq+zNCis3/uBJRtzaqXjfKRsy/UrYeKJDNpEsFezHd+IU/xnMvU+wH5KoJRrr ReeA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=vYP+2oM34cmJFG3V0Ltp7GNtutJIbBXEhCpqNRxYA1c=; b=rV5yGNEBp6wgAvbF6lilb31TzRWvyqOZBkrFipe6TcrUrY+DLxVNhHlQfYOLk2ZjMT /rz2xcmiFK445XxKKNJ/tZnD8wJilLmbuAqo0Q4O1o6YO9VIIHwMImSYwtaChmZdnXRl o+3JPLLDj2gdVdOCC1t6Hebylo0QNdKygY4/eYlJEo1VLONEbFOnIeaAIGg2vlPRWnBd Iw0B+ZcTT1/udX+l2xkkM84IrClEsANCgRarDMlTLDVPuY10bSXSXV5j2LV1sjbVeX9L +7NdowNx0RGgtCfuM+LsoqnUoUf5CHz+vLmRXOK5P6bKykJekaxFqY8HKkdxkCHKRwDe ky0Q== X-Gm-Message-State: ANoB5pkMXL80QTDlxk8VXp1fs70UgqpScpJfqfXhjiAHkJSEBKYFajP4 rBFct6hN3xobkXFxXzkrxxynJn67dEWynw== X-Received: by 2002:a63:131a:0:b0:476:f92f:885a with SMTP id i26-20020a63131a000000b00476f92f885amr16224287pgl.478.1669375288411; Fri, 25 Nov 2022 03:21:28 -0800 (PST) Received: from anup-ubuntu-vm.localdomain ([103.97.165.210]) by smtp.gmail.com with ESMTPSA id e66-20020a621e45000000b0057488230704sm2834335pfe.219.2022.11.25.03.21.23 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 25 Nov 2022 03:21:27 -0800 (PST) From: Anup Patel To: Rob Herring , Krzysztof Kozlowski , Palmer Dabbelt , Paul Walmsley , Daniel Lezcano , Thomas Gleixner Cc: Andrew Jones , Atish Patra , Samuel Holland , Anup Patel , devicetree@vger.kernel.org, linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org, Anup Patel Subject: [PATCH v3 0/3] Improve CLOCK_EVT_FEAT_C3STOP feature setting Date: Fri, 25 Nov 2022 16:51:02 +0530 Message-Id: <20221125112105.427045-1-apatel@ventanamicro.com> X-Mailer: git-send-email 2.34.1 MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_NONE, SPF_HELO_NONE,SPF_PASS autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This series improves the RISC-V timer driver to set CLOCK_EVT_FEAT_C3STOP feature based on RISC-V platform capabilities. These patches can also be found in riscv_timer_dt_imp_v3 branch at: https://github.com/avpatel/linux.git Changes since v2: - Include Conor's revert patch as the first patch and rebased other patches - Update PATCH2 to document bindings for separate RISC-V timer DT node - Update PATCH3 based on RISC-V timer DT node bindings Changes since v1: - Rebased on Linux-5.19-rc8 - Renamed "riscv,always-on" DT property to "riscv,timer-can-wake-cpu" Anup Patel (2): dt-bindings: timer: Add bindings for the RISC-V timer device clocksource: timer-riscv: Set CLOCK_EVT_FEAT_C3STOP based on DT Conor Dooley (1): Revert "clocksource/drivers/riscv: Events are stopped during CPU suspend" .../bindings/timer/riscv,timer.yaml | 52 +++++++++++++++++++ drivers/clocksource/timer-riscv.c | 12 ++++- 2 files changed, 63 insertions(+), 1 deletion(-) create mode 100644 Documentation/devicetree/bindings/timer/riscv,timer.yaml -- 2.34.1