Received: by 2002:a05:6358:d09b:b0:dc:cd0c:909e with SMTP id jc27csp12465581rwb; Sat, 26 Nov 2022 09:26:00 -0800 (PST) X-Google-Smtp-Source: AA0mqf68/U3qjrhk1FxoPRmmrMddQ+1dZ5m/+LQCiARgVrfh7XYMnAaommGEKjnUaLKwQrVIUcoS X-Received: by 2002:a63:180c:0:b0:476:848f:1ecd with SMTP id y12-20020a63180c000000b00476848f1ecdmr38956603pgl.589.1669483560274; Sat, 26 Nov 2022 09:26:00 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1669483560; cv=none; d=google.com; s=arc-20160816; b=KL6DPJxG6R5HiMohrfKXO4iOuAZ24QNpSif2Mp3bITgN+ukuDduoIeUTiUdhNaEl3X mGYFwzd6dkahWpmFOboIeNlhO4NlH7ZtJAiRQEVGIx57+se4bO5RSxSwNVbuVgdofNs0 FZTrfafgzmcn5+kP598BKL8v1lJYVzvnNo1aJHS9mQBFcWziPiq2/MlBYyANt1ESLIlP hZrkb27bKRFJUT8r1BUxTTmNZpF7IkeDCCumI/hmUDm5dGvcBYh9MOZlwGKYUdb00o9k tJh+pPZCQ8wfzEbEjJSnQ0wCUyaTUjZwcBOv+WkBrKGGMS92sBksIG7hJgC+7wDdV0lr 2feQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:in-reply-to:content-disposition:mime-version :references:message-id:subject:cc:to:from:date:dkim-signature; bh=KZrnaytipX21ilzmlQqkNTT17/JK6xCaNLjDeA2CgIU=; b=MSOvZX9PKt0K5yYkDDUyj7fvtwCRkhzbr8mZTJqDWq+YTrP//lBaYnd8r1IT4ZfIMg 7dnVtex33nxgfxdDkq2uEmTdo1PwM7k22Rd3/v6dhuX5+25nDEdCqIWbryK2LjuwQxTU 2czS9raUP8rtntQvwquItdKLGUbkk+dgQ3RRDyDX18UU1e/mz5CYwG0zTrprhUSF9FOe L1J8IYWLiPFwCE9sE3QCwS6OxjdxRzPdCK+nyR9k4GBTEvXU0mPP4F7kQ7QPS+9LLEPm 2SHKtCUm/FVZeiU/mJ2+luIZOpFZhNn1DfTNXOOLQbAnJ4JjTCI6Vb0rZlkzPogmDhTG yIEg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b="LT/64CkC"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id w21-20020a056a0014d500b0057500a7665dsi981336pfu.272.2022.11.26.09.25.48; Sat, 26 Nov 2022 09:26:00 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b="LT/64CkC"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229706AbiKZQge (ORCPT + 84 others); Sat, 26 Nov 2022 11:36:34 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:49258 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229493AbiKZQgc (ORCPT ); Sat, 26 Nov 2022 11:36:32 -0500 Received: from dfw.source.kernel.org (dfw.source.kernel.org [139.178.84.217]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id D7E07A470; Sat, 26 Nov 2022 08:36:31 -0800 (PST) Received: from smtp.kernel.org (relay.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by dfw.source.kernel.org (Postfix) with ESMTPS id 418FC60B02; Sat, 26 Nov 2022 16:36:31 +0000 (UTC) Received: by smtp.kernel.org (Postfix) with ESMTPSA id 0EFC9C433C1; Sat, 26 Nov 2022 16:36:25 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1669480590; bh=0Khn6uWcuaNQoPsb0Ucb4JBc6cPi3AmB1rZoqw5H0jg=; h=Date:From:To:Cc:Subject:References:In-Reply-To:From; b=LT/64CkCqT+lxpRwMlb0KPm5sqLpTCk95JsD1IWWh4mcbpHyd82D1KqcAlRI+OkIh cIiYzXUfYM3c8zeTpKTP3uZt5LhfxclEWgOMtvGYMFjbmfo78FCY9VcFx0nnKYC+GP V6+jbQBJqzvyRL8bNK5trTe5buT5KknL0I4kexZdXu1uLbcpC8+lBHIvwDyHZYcw/J FMdU6Czuv4Iv2Gx+Gri+zGSP/gk3oQ8vIYcY/fXQBdkki/P1sXLmiLgPS9y7+y3BWD lAN3Zg1rFIxmebAGn7jEAKR/bjc1GR3bAyhLf0GP6eUQPhrc/qDDKVWhUoTvIfEp3e LvHU2sa5QVNiQ== Date: Sat, 26 Nov 2022 16:36:23 +0000 From: Conor Dooley To: Samuel Holland Cc: Chen-Yu Tsai , Jernej Skrabec , linux-sunxi@lists.linux.dev, Palmer Dabbelt , linux-riscv@lists.infradead.org, devicetree@vger.kernel.org, Krzysztof Kozlowski , Rob Herring , Heiko Stuebner , Jisheng Zhang , linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Andre Przywara , Albert Ou , Anup Patel , Atish Patra , Christian Hewitt , Conor Dooley , Guo Ren , Heinrich Schuchardt , Linus Walleij , Paul Walmsley , Stanislav Jakubek Subject: Re: [PATCH v2 11/12] riscv: Add the Allwinner SoC family Kconfig option Message-ID: References: <20221125234656.47306-1-samuel@sholland.org> <20221125234656.47306-12-samuel@sholland.org> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20221125234656.47306-12-samuel@sholland.org> X-Spam-Status: No, score=-7.1 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_HI, SPF_HELO_NONE,SPF_PASS autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Fri, Nov 25, 2022 at 05:46:55PM -0600, Samuel Holland wrote: > Allwinner manufactures the sunxi family of application processors. This > includes the "sun8i" series of ARMv7 SoCs, the "sun50i" series of ARMv8 > SoCs, and now the "sun20i" series of 64-bit RISC-V SoCs. > > The first SoC in the sun20i series is D1, containing a single T-HEAD > C906 core. D1s is a low-pin-count variant of D1 with co-packaged DRAM. > > Most peripherals are shared across the entire chip family. In fact, the > ARMv7 T113 SoC is pin-compatible and almost entirely register-compatible > with the D1s. > > This means many existing device drivers can be reused. To facilitate > this reuse, name the symbol ARCH_SUNXI, since that is what the existing > drivers have as their dependency. > > Reviewed-by: Heiko Stuebner > Tested-by: Heiko Stuebner > Signed-off-by: Samuel Holland > --- > > Changes in v2: > - Sort Kconfig as if we had done s/SOC_/ARCH_/ for future-proofing > > arch/riscv/Kconfig.socs | 9 +++++++++ > 1 file changed, 9 insertions(+) > > diff --git a/arch/riscv/Kconfig.socs b/arch/riscv/Kconfig.socs > index 69774bb362d6..4c1dc2ca11f9 100644 > --- a/arch/riscv/Kconfig.socs > +++ b/arch/riscv/Kconfig.socs > @@ -26,6 +26,15 @@ config SOC_STARFIVE > help > This enables support for StarFive SoC platform hardware. > > +config ARCH_SUNXI > + bool "Allwinner sun20i SoCs" > + select ERRATA_THEAD if MMU && !XIP_KERNEL Does this need to have the if MMU? I thought it only needed the !XIP_KERNEL since the PMU errata does not depend on MMU. Or have a missed some patch elsewhere that'll change that? > + select SIFIVE_PLIC This is v6.3 material right? One of the things that should be going for v6.3 is all of these select SIFIVE_PLICs. Palmer suggested putting up an immutable branch for any of that cleanup that intersects with new platforms, so I'll probably send one out at some stage. Thanks, Conor. > + select SUN4I_TIMER > + help > + This enables support for Allwinner sun20i platform hardware, > + including boards based on the D1 and D1s SoCs. > + > config SOC_VIRT > bool "QEMU Virt Machine" > select CLINT_TIMER if RISCV_M_MODE > -- > 2.37.4 >