Received: by 2002:a05:6358:d09b:b0:dc:cd0c:909e with SMTP id jc27csp12495715rwb; Sat, 26 Nov 2022 09:57:14 -0800 (PST) X-Google-Smtp-Source: AA0mqf78mAnP+WNaTKkDlm/DAjAr+zNo5+4BXWwTLX7HeB0xmjhl+nZjq4wBzwXMx/25aR6pegjg X-Received: by 2002:a17:90a:df06:b0:212:d299:4758 with SMTP id gp6-20020a17090adf0600b00212d2994758mr51974106pjb.120.1669485434066; Sat, 26 Nov 2022 09:57:14 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1669485434; cv=none; d=google.com; s=arc-20160816; b=JodfPnymRNSN1KuuT5+WTVeFCwoHO6WDwBf6COaEmIHk5039/kbqsNA0U4KqTl8TUA GAeNLFCiJM+xSVmeI7PHd+s+0+hxDtIZ4a/NWvkzgB5lKzdukKOvCon//yUi89VP/Pf+ Axh/n7ZnhOTCzlNLZE+OhQS5LIigZZ21RjjBDDP1XyA50nWhps7Zs5VlutzfYQPjfUB1 aPqdbXc1Iuz0xtnFa9DGdNCP9m8CYwJ7AggpRiuiqcowif+JMODFzEIQzmANHXa+1oMb oe2M1842Jp4ifk7xOwi7GlPW05yUy8Jqe+pk3e1HuxHA6mh/k2HhF0GIP/v/JW7NO9zW 4Vwg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=GBh16wlKK1pVBXMjv15TuW7j92X6+xaNPp74Ke5cwzg=; b=ft4ABGjZhvmsHFGskCc64Vg/+Mt189R1kk0C6Rave4ZQ+dcO+zcHhWgjSC5SB3WRVV pVU2xS/L9J14k0IaykErJLOjq9e7QSGNdHcyfDUx2K7BWZAg/IkQHccQdyeOIfguWNhs wLydqo4aFRo4SWnnHCyfCpvwnniA9k6jVeAcTep3ftJMZahZawtiAv3JlZUGjvIqctSo fFuxq5g7N+Q66gZbuzlUS+4AvKFgNv/FnA77H72hM92sPUkZcca+E6K+JdzAAxm9X4xn pa67IA8dBxETavYmT83hNwvl+7ajHWxpOVfJkuYRqQQkztFqFb6f4lwHrCRUj7zi9q8F 3bMQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ventanamicro.com header.s=google header.b="D/fckmj/"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id m15-20020a17090a3f8f00b002191e510e08si1826829pjc.168.2022.11.26.09.57.03; Sat, 26 Nov 2022 09:57:14 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@ventanamicro.com header.s=google header.b="D/fckmj/"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229648AbiKZRfR (ORCPT + 84 others); Sat, 26 Nov 2022 12:35:17 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:42926 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229675AbiKZRfP (ORCPT ); Sat, 26 Nov 2022 12:35:15 -0500 Received: from mail-pg1-x534.google.com (mail-pg1-x534.google.com [IPv6:2607:f8b0:4864:20::534]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 7D92A1DA72 for ; Sat, 26 Nov 2022 09:35:14 -0800 (PST) Received: by mail-pg1-x534.google.com with SMTP id f3so6382945pgc.2 for ; Sat, 26 Nov 2022 09:35:14 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ventanamicro.com; s=google; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=GBh16wlKK1pVBXMjv15TuW7j92X6+xaNPp74Ke5cwzg=; b=D/fckmj/2HsJ6RwqvqrrS+iAUPA2iOvmjl0xgaGtORm2pcrb/bAV35TOaw6mj8VjoB cKlNZCIF+we3E5IQexqFggPb+AWjBrsWwVno+xbuZQxBwP9iDNaj3ZIBbEkO9G0Lk7n4 qPusvzKsrBDk8KRnqWWnrbsRYooi71CYKD3c5npqbtdSKobUGLrvYuKXSgfILPbQ27EL sOQRDFiotAlo+IuJHz/oiELDA9OKllbGe16VenwAEMXbaJKNHepn48C0iMExvJyKekag wQQYPj1eiNF2e6ZzLohvFojSP6YWfD0GMqd69jvqV2tNFyNtRcKuGc26eBTCqN59SXLO ZtJQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=GBh16wlKK1pVBXMjv15TuW7j92X6+xaNPp74Ke5cwzg=; b=JobeTBeozVF2UNlQAVxMn0oJs4zhIKBNZAeUgPQddILwU3sUss9All4KTu++A/4gaZ tuEgouTfdN8QtDSPfoi4vfm1WBdqhSXAMO6OxAtbQrNE9CA33jfDrn9j8ytpUmvXnFTi iXFxUgffLZcby89UShL3N6PoUMFnKOAYiBYu0nvPPIMe1VZE9rJv40VKC5uF0qot/my4 l60kO2wMbMqRLHaDY4NXSUItOSndP7ozUbZJCjM3sq2PMRvFW2qftH+JDGGT81qXm5od snlTlwyD9FxYbuvoyAwht+jQmB5wdjGPmeG38GJGk7BaTiRSeqowI9srzYwNClfdO7l1 2Cmg== X-Gm-Message-State: ANoB5pmk7heDPtE3n1xQna4cnxfHaG0YKzmp3aXZBDBeAL3TM8LH7Z1Z RUN+u72KhUj1vfqeFDyTySLcBg== X-Received: by 2002:a05:6a00:1892:b0:572:b324:bbe9 with SMTP id x18-20020a056a00189200b00572b324bbe9mr24889505pfh.57.1669484113810; Sat, 26 Nov 2022 09:35:13 -0800 (PST) Received: from anup-ubuntu-vm.localdomain ([103.97.165.210]) by smtp.gmail.com with ESMTPSA id u11-20020a170902bf4b00b0017f7c4e260fsm5639813pls.150.2022.11.26.09.35.08 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 26 Nov 2022 09:35:13 -0800 (PST) From: Anup Patel To: Palmer Dabbelt , Paul Walmsley , Thomas Gleixner , Marc Zyngier , Daniel Lezcano Cc: Atish Patra , Alistair Francis , Anup Patel , linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org, Anup Patel , Atish Patra Subject: [PATCH v12 2/7] irqchip/riscv-intc: Allow drivers to directly discover INTC hwnode Date: Sat, 26 Nov 2022 23:04:48 +0530 Message-Id: <20221126173453.306088-3-apatel@ventanamicro.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20221126173453.306088-1-apatel@ventanamicro.com> References: <20221126173453.306088-1-apatel@ventanamicro.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_NONE, SPF_HELO_NONE,SPF_PASS autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Various RISC-V drivers (such as SBI IPI, SBI Timer, SBI PMU, and KVM RISC-V) don't have associated DT node but these drivers need standard per-CPU (local) interrupts defined by the RISC-V privileged specification. We add riscv_get_intc_hwnode() in arch/riscv which allows RISC-V drivers not having DT node to discover INTC hwnode which in-turn helps these drivers to map per-CPU (local) interrupts provided by the INTC driver. Signed-off-by: Anup Patel Reviewed-by: Atish Patra --- arch/riscv/include/asm/irq.h | 4 ++++ arch/riscv/kernel/irq.c | 18 ++++++++++++++++++ drivers/irqchip/irq-riscv-intc.c | 7 +++++++ 3 files changed, 29 insertions(+) diff --git a/arch/riscv/include/asm/irq.h b/arch/riscv/include/asm/irq.h index e4c435509983..43b9ebfbd943 100644 --- a/arch/riscv/include/asm/irq.h +++ b/arch/riscv/include/asm/irq.h @@ -12,6 +12,10 @@ #include +void riscv_set_intc_hwnode_fn(struct fwnode_handle *(*fn)(void)); + +struct fwnode_handle *riscv_get_intc_hwnode(void); + extern void __init init_IRQ(void); #endif /* _ASM_RISCV_IRQ_H */ diff --git a/arch/riscv/kernel/irq.c b/arch/riscv/kernel/irq.c index 7207fa08d78f..96d3171f0ca1 100644 --- a/arch/riscv/kernel/irq.c +++ b/arch/riscv/kernel/irq.c @@ -7,9 +7,27 @@ #include #include +#include +#include #include #include +static struct fwnode_handle *(*__get_intc_node)(void); + +void riscv_set_intc_hwnode_fn(struct fwnode_handle *(*fn)(void)) +{ + __get_intc_node = fn; +} + +struct fwnode_handle *riscv_get_intc_hwnode(void) +{ + if (__get_intc_node) + return __get_intc_node(); + + return NULL; +} +EXPORT_SYMBOL_GPL(riscv_get_intc_hwnode); + int arch_show_interrupts(struct seq_file *p, int prec) { show_ipi_stats(p, prec); diff --git a/drivers/irqchip/irq-riscv-intc.c b/drivers/irqchip/irq-riscv-intc.c index 499e5f81b3fe..9066467e99e4 100644 --- a/drivers/irqchip/irq-riscv-intc.c +++ b/drivers/irqchip/irq-riscv-intc.c @@ -92,6 +92,11 @@ static const struct irq_domain_ops riscv_intc_domain_ops = { .xlate = irq_domain_xlate_onecell, }; +static struct fwnode_handle *riscv_intc_hwnode(void) +{ + return intc_domain->fwnode; +} + static int __init riscv_intc_init(struct device_node *node, struct device_node *parent) { @@ -126,6 +131,8 @@ static int __init riscv_intc_init(struct device_node *node, return rc; } + riscv_set_intc_hwnode_fn(riscv_intc_hwnode); + cpuhp_setup_state(CPUHP_AP_IRQ_RISCV_STARTING, "irqchip/riscv/intc:starting", riscv_intc_cpu_starting, -- 2.34.1