Received: by 2002:a05:6358:d09b:b0:dc:cd0c:909e with SMTP id jc27csp12509626rwb; Sat, 26 Nov 2022 10:07:53 -0800 (PST) X-Google-Smtp-Source: AA0mqf5jNcIo3u6R5oZFixXobDxycgdMIp4g5CIr8QMo2h4zWEqDvHLuiOUNZmSLt3u/bVHGMEqe X-Received: by 2002:a17:902:c7d1:b0:179:b756:5b60 with SMTP id r17-20020a170902c7d100b00179b7565b60mr27724655pla.22.1669486073725; Sat, 26 Nov 2022 10:07:53 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1669486073; cv=none; d=google.com; s=arc-20160816; b=EibcSlVJ/1CU6rrE1X5err0W24H3EfXzsAQ1rw7EMj3CeYnQwU2YWwuFdVz8FDWgzm dg5FXLOZdcQrinTypd0Ouz7sUVDBzZZ5Yl4rQv8kCjF3ejK0Uq8ZwiRGpo0Qod3FCP5b EqOfDToreNzVUQ7ZHVTBd51NP59bpuQ9AeSWrdv3S+qvx6o1CBI6gR4368/8ZeDlX58h 2DH0QmYk2I2PA3y4A0xogDcxagPFlo+cjoPrNRuSdKOC0KzTtB6RKnvotEzRl5CPSLUe HFq151DYCGIHTYT+8Sn7nAptNJyaDHtNR0Aq1IsWyNJ59NSQycMfAl0ZMFfzTWPFCg0w BWHQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=OK/4RawC1T+mup8+Yv13tTbMmFi+4qA07tn31q2P/Go=; b=QyEOOlHZ+QorAqva1aldRqoTQ1+uFEjqvDKk4zj6oA1YzZnxslcNJp+4YCEQ36Zqch Q+x0bHnClcKtyfAG+CNjxpNR37uZrJ3eBDSnCLQdXSn2yAc1p0++J3VRZLDmjKJxM8tb gQuQx50akU7CvyqtM2A82I5al3H2cDcRY+DWpSvEzGcHG3t9wOwpYVHYhPFP9vTBVz7I eMTmxkDNQOAKvtSZ+M8mSMbIF8IvQD2SSFSvwRJ6OOoOcdqqxwq6cnD+0R3kohfYLOPj 5QHMaLvFP6jki9pVCIMp7ya9CiiA+40eEnXac2crkga/45Ox1MN1TrK9TMig/GiggXux QJfQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ventanamicro.com header.s=google header.b=oydasNcq; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id jf7-20020a170903268700b0018956083680si5762248plb.275.2022.11.26.10.07.42; Sat, 26 Nov 2022 10:07:53 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@ventanamicro.com header.s=google header.b=oydasNcq; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229811AbiKZRfr (ORCPT + 84 others); Sat, 26 Nov 2022 12:35:47 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:43270 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229614AbiKZRff (ORCPT ); Sat, 26 Nov 2022 12:35:35 -0500 Received: from mail-pl1-x62d.google.com (mail-pl1-x62d.google.com [IPv6:2607:f8b0:4864:20::62d]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 807611DDCE for ; Sat, 26 Nov 2022 09:35:28 -0800 (PST) Received: by mail-pl1-x62d.google.com with SMTP id y10so6585521plp.3 for ; Sat, 26 Nov 2022 09:35:28 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ventanamicro.com; s=google; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=OK/4RawC1T+mup8+Yv13tTbMmFi+4qA07tn31q2P/Go=; b=oydasNcqvNUm1jhZZtdzTNzzrYtq4pVQLv9TPBovvtd9FJOLChkmd+YwdLMQ3I5ym3 HrJMCH3WlIIV1NqEIp6ubQd550hjV5GYPUYpDoujyd3ZPykZO6CHyG+Zp/es73STJbU/ X00hS6wcKhS0dE9k0qg+MTLENkKpi2iMFrLisAkg7cIWmxi8vAzyxeJQjN3280Sf0lkI +Zr+ZHHlFagVaE2Q2NH/mGwprPWnIZUpntwwqcaTpohJIgy9ZkRnGa+utRnANDSWUZRH RJKy3F6/X2Bo3eRCf2ipu0Zmiz4/r4MMYgyX/ep+7V8wCwXOHkiXeG2i91zwYNnV14Fo Z6eQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=OK/4RawC1T+mup8+Yv13tTbMmFi+4qA07tn31q2P/Go=; b=r7VKyE/4XYk/Ytzw6RMyZGruxwgo9kcUIMV9Q8yH4pHDWkOzx4Yvqopsn1ZvC87K2h RWocvHOnkeWdG70p4yAhByyxX9yAi8mxyzqDs9fmYydRRfp+waQgEHDthwMKC6BZqTZJ OFWpQx72V2tXHRMDfi30LL4s4d7Tk/v57RNoQBWNoq17r0eEjr0tatn7TwtWwacXfXq9 1j/aiCPiHSyC7bCq2nwIbyLbkB5oBHmmKeKrqLAdTp1IiVJkJZsm3SgYczdOTl1elbxb ImVdG2D7zsyDDAG250H670PeBKSAVxou93HBlgKRk2rrjDi366329YW52tu/RHgrWfVi DRkg== X-Gm-Message-State: ANoB5pkfwmSVj4GS0UXjtToFmH9YslKLmUS1US471K+mlEp5Lx3xnyNI L1O2/BqLu8J9cgkQUrG6pHWnyA== X-Received: by 2002:a17:902:a9c6:b0:188:52df:769e with SMTP id b6-20020a170902a9c600b0018852df769emr23686921plr.30.1669484127751; Sat, 26 Nov 2022 09:35:27 -0800 (PST) Received: from anup-ubuntu-vm.localdomain ([103.97.165.210]) by smtp.gmail.com with ESMTPSA id u11-20020a170902bf4b00b0017f7c4e260fsm5639813pls.150.2022.11.26.09.35.23 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 26 Nov 2022 09:35:27 -0800 (PST) From: Anup Patel To: Palmer Dabbelt , Paul Walmsley , Thomas Gleixner , Marc Zyngier , Daniel Lezcano Cc: Atish Patra , Alistair Francis , Anup Patel , linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org, Anup Patel , Atish Patra Subject: [PATCH v12 5/7] RISC-V: Allow marking IPIs as suitable for remote FENCEs Date: Sat, 26 Nov 2022 23:04:51 +0530 Message-Id: <20221126173453.306088-6-apatel@ventanamicro.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20221126173453.306088-1-apatel@ventanamicro.com> References: <20221126173453.306088-1-apatel@ventanamicro.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_NONE, SPF_HELO_NONE,SPF_PASS autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org To do remote FENCEs (i.e. remote TLB flushes) using IPI calls on the RISC-V kernel, we need hardware mechanism to directly inject IPI from the supervisor mode (i.e. RISC-V kernel) instead of using SBI calls. The upcoming AIA IMSIC devices allow direct IPI injection from the supervisor mode (i.e. RISC-V kernel). To support this, we extend the riscv_ipi_set_virq_range() function so that IPI provider (i.e. irqchip drivers can mark IPIs as suitable for remote FENCEs. Signed-off-by: Anup Patel Reviewed-by: Atish Patra --- arch/riscv/include/asm/smp.h | 18 ++++++++++++++++-- arch/riscv/kernel/sbi-ipi.c | 2 +- arch/riscv/kernel/smp.c | 11 ++++++++++- drivers/clocksource/timer-clint.c | 2 +- 4 files changed, 28 insertions(+), 5 deletions(-) diff --git a/arch/riscv/include/asm/smp.h b/arch/riscv/include/asm/smp.h index 79ed0b73cd4e..56976e41a21e 100644 --- a/arch/riscv/include/asm/smp.h +++ b/arch/riscv/include/asm/smp.h @@ -16,6 +16,9 @@ struct seq_file; extern unsigned long boot_cpu_hartid; #ifdef CONFIG_SMP + +#include + /* * Mapping between linux logical cpu index and hartid. */ @@ -46,7 +49,12 @@ void riscv_ipi_disable(void); bool riscv_ipi_have_virq_range(void); /* Set the IPI interrupt numbers for arch (called by irqchip drivers) */ -void riscv_ipi_set_virq_range(int virq, int nr); +void riscv_ipi_set_virq_range(int virq, int nr, bool use_for_rfence); + +/* Check if we can use IPIs for remote FENCEs */ +DECLARE_STATIC_KEY_FALSE(riscv_ipi_for_rfence); +#define riscv_use_ipi_for_rfence() \ + static_branch_unlikely(&riscv_ipi_for_rfence) /* Secondary hart entry */ asmlinkage void smp_callin(void); @@ -93,10 +101,16 @@ static inline bool riscv_ipi_have_virq_range(void) return false; } -static inline void riscv_ipi_set_virq_range(int virq, int nr) +static inline void riscv_ipi_set_virq_range(int virq, int nr, + bool use_for_rfence) { } +static inline bool riscv_use_ipi_for_rfence(void) +{ + return false; +} + #endif /* CONFIG_SMP */ #if defined(CONFIG_HOTPLUG_CPU) && (CONFIG_SMP) diff --git a/arch/riscv/kernel/sbi-ipi.c b/arch/riscv/kernel/sbi-ipi.c index b1f654b861fc..d4cd4d96ab49 100644 --- a/arch/riscv/kernel/sbi-ipi.c +++ b/arch/riscv/kernel/sbi-ipi.c @@ -81,6 +81,6 @@ void __init sbi_ipi_init(void) "irqchip/sbi-ipi:starting", sbi_ipi_starting_cpu, sbi_ipi_dying_cpu); - riscv_ipi_set_virq_range(virq, BITS_PER_BYTE); + riscv_ipi_set_virq_range(virq, BITS_PER_BYTE, false); pr_info("providing IPIs using SBI IPI extension\n"); } diff --git a/arch/riscv/kernel/smp.c b/arch/riscv/kernel/smp.c index e8a20454d65b..74b8cb1a89ab 100644 --- a/arch/riscv/kernel/smp.c +++ b/arch/riscv/kernel/smp.c @@ -145,7 +145,10 @@ bool riscv_ipi_have_virq_range(void) return (ipi_virq_base) ? true : false; } -void riscv_ipi_set_virq_range(int virq, int nr) +DEFINE_STATIC_KEY_FALSE(riscv_ipi_for_rfence); +EXPORT_SYMBOL_GPL(riscv_ipi_for_rfence); + +void riscv_ipi_set_virq_range(int virq, int nr, bool use_for_rfence) { int i, err; @@ -168,6 +171,12 @@ void riscv_ipi_set_virq_range(int virq, int nr) /* Enabled IPIs for boot CPU immediately */ riscv_ipi_enable(); + + /* Update RFENCE static key */ + if (use_for_rfence) + static_branch_enable(&riscv_ipi_for_rfence); + else + static_branch_disable(&riscv_ipi_for_rfence); } EXPORT_SYMBOL_GPL(riscv_ipi_set_virq_range); diff --git a/drivers/clocksource/timer-clint.c b/drivers/clocksource/timer-clint.c index d5dbe8883e40..1146753a373a 100644 --- a/drivers/clocksource/timer-clint.c +++ b/drivers/clocksource/timer-clint.c @@ -251,7 +251,7 @@ static int __init clint_timer_init_dt(struct device_node *np) goto fail_free_irq; } - riscv_ipi_set_virq_range(rc, BITS_PER_BYTE); + riscv_ipi_set_virq_range(rc, BITS_PER_BYTE, true); clint_clear_ipi(); #endif -- 2.34.1