Received: by 2002:a05:6358:d09b:b0:dc:cd0c:909e with SMTP id jc27csp2274570rwb; Wed, 30 Nov 2022 04:50:21 -0800 (PST) X-Google-Smtp-Source: AA0mqf4wGwF9QPvMgPEzgFHAhX3KIS+SEUhJZQcb984yjmnUinLGPNJK8mUlOOelzVZYmVnVYL4L X-Received: by 2002:a62:405:0:b0:573:9738:292f with SMTP id 5-20020a620405000000b005739738292fmr42570361pfe.9.1669812621039; Wed, 30 Nov 2022 04:50:21 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1669812621; cv=none; d=google.com; s=arc-20160816; b=Iyc7V4dWNdcZ+FPM6Y5G5lUWjVBhPPCH0StML3fT0sYuHTiS9iOA7jf02vVxvd05JX Pg/QE8B7ay+qFXz2QX9wPDSZM8PukSWI4RZ1f5+XDULMZRYRdRUGvIeT0loP9zH+K2F+ ObV8fay0MsPZIdm4Mow2tX7sP59fpz9w8fE0h6adsHS0V+awLjCfjXfOneUtnS9PscdA WBP25Y46noshpz0vzFYpqXSwXyPfb03maXzGe/Ghfx8Ow198+QUdSFX2I9YqbP+YuvTD tLG+LihQcKyspPBeWjtVWtwGbHSJ28ylT6/Php1jDTjfEDlqjhZ8ynves8jtlhvhMLDu RPcA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:cc:to:subject:message-id:date:from:in-reply-to :references:mime-version:dkim-signature; bh=eh/bSv5K+nO2aEk+T9ztAxrVSsdipm+/TYe81Q/dTxU=; b=JChtrJJ2hyTc3QKW1E10CWXB/CI5Yj/Km06ngDPWXh8b3FlAJFwblujWplids8iNQY o/+xtSK+mIR33v0q9830DNegsnhQRWbxcl9NVMFsFJW3YxoAOrCX5Jek5B6IitT1Aevi y2HL3L2Fsz60/H9hXOX5xma+tjoxHqS8r9dk6gVGdNEuQ44EW74jfpxYVQ6WvaxkR/Ic qPloYlctZtVZwzQyWTmYsggluYmYixhmJkYOf6qCIpyzDJRc6LFPPDiiQD6c7cQ30j3O QqGTvwtIqPDn9xKULsRIxtT7P3UeKjP/vR5/pinMK9h0WfP9ypt5oqKKOPyLK97NIEeo +l5Q== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=s4W8Y0Al; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id t13-20020a170902d14d00b00188736cbeebsi1065986plt.436.2022.11.30.04.50.09; Wed, 30 Nov 2022 04:50:21 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=s4W8Y0Al; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S234500AbiK3L7Q (ORCPT + 84 others); Wed, 30 Nov 2022 06:59:16 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:50752 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S234857AbiK3L7O (ORCPT ); Wed, 30 Nov 2022 06:59:14 -0500 Received: from mail-yw1-x112a.google.com (mail-yw1-x112a.google.com [IPv6:2607:f8b0:4864:20::112a]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 411B76F83B for ; Wed, 30 Nov 2022 03:59:12 -0800 (PST) Received: by mail-yw1-x112a.google.com with SMTP id 00721157ae682-3bf4ade3364so118419947b3.3 for ; Wed, 30 Nov 2022 03:59:12 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=cc:to:subject:message-id:date:from:in-reply-to:references :mime-version:from:to:cc:subject:date:message-id:reply-to; bh=eh/bSv5K+nO2aEk+T9ztAxrVSsdipm+/TYe81Q/dTxU=; b=s4W8Y0Alu8oRKicv9Vi+KdD/0WyY+EJx/AZ/EXnVmVCa+/e788uulQDQ21UPN2XxZk 8x1vZHfDT8G7WetPlwodRwYmsxTHi5k3E7qHGf6OiEVtVp2yvuk3gHW+PJ1s4IJK5kpT E37lut4oL60lAHxYeq5yur9KvaHw9UeWvVIscGsxkvSlUNevj/U4s2Ka5ws10vIvgU80 LMhobG4p0pMz3JoS/oesWFHc2/mmrO3j0v+8BYbyDqGxdIDp8rY4Uew+qoyfjnV+LW1V J+X5VRvx695c2foasQ/S1EK4IjK8l8UMpMnbj++A1i0UpQZiLaXnIuT0NTUc7v4dUT+K buqA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=cc:to:subject:message-id:date:from:in-reply-to:references :mime-version:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=eh/bSv5K+nO2aEk+T9ztAxrVSsdipm+/TYe81Q/dTxU=; b=GF9Q8yhir6UOmhvqODootYe4SeZqASdx9jjaIw57cHsKWuipn9jKNcF5G1eyh3NfEv FQrR3j8txni0WsYJFMc+a5ylz3+JbH30ST2o4eF9Yz+nxXB7xGLefGlfa+/mWYmAteox +Mal0QbqZbEHFjmAjLVthzN0fhz8Bdf8AtbxabWCg/dEUZP8fSOT82VLpnQn+OX7phyS UIuPU88aeCB+mb2yuKT7D5WlZkFxwzOUMHhkKK875pcYDrxP36dGFf0CnxZh9GlVofc4 IFWhN6iQTKs/humbeLEmei/xahDLuVNPd6BHgbkCsf9Tz77DM11AgMoGeINZgt5EF6At eKCg== X-Gm-Message-State: ANoB5pmN7zrnEv7EMCnSm75bowGGSSEowMzAnb27o2bKuGQqu5Ol64Qa h2KMEUTBaalEm2PYYju9d6gQUzMaTlcvkFBgdnMXqg== X-Received: by 2002:a0d:d103:0:b0:370:4c23:eacc with SMTP id t3-20020a0dd103000000b003704c23eaccmr58861940ywd.127.1669809551431; Wed, 30 Nov 2022 03:59:11 -0800 (PST) MIME-Version: 1.0 References: <20221130112852.2977816-1-abel.vesa@linaro.org> <20221130112852.2977816-9-abel.vesa@linaro.org> In-Reply-To: From: Dmitry Baryshkov Date: Wed, 30 Nov 2022 13:59:00 +0200 Message-ID: Subject: Re: [PATCH v4 8/9] clk: qcom: rpmh: Add support for SM8550 rpmh clocks To: Abel Vesa Cc: Andy Gross , Bjorn Andersson , Konrad Dybcio , Mike Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Linux Kernel Mailing List , devicetree@vger.kernel.org, linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org Content-Type: text/plain; charset="UTF-8" X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_NONE, SPF_HELO_NONE,SPF_PASS autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Wed, 30 Nov 2022 at 13:45, Dmitry Baryshkov wrote: > > On Wed, 30 Nov 2022 at 13:30, Abel Vesa wrote: > > > > Adds the RPMH clocks present in SM8550 SoC. > > > > Signed-off-by: Abel Vesa > > Reviewed-by: Konrad Dybcio > > --- > > drivers/clk/qcom/clk-rpmh.c | 110 +++++++++++++++++++++++++++++------- > > 1 file changed, 90 insertions(+), 20 deletions(-) > > > > diff --git a/drivers/clk/qcom/clk-rpmh.c b/drivers/clk/qcom/clk-rpmh.c > > index 0471bab82464..3204df3fda86 100644 > > --- a/drivers/clk/qcom/clk-rpmh.c > > +++ b/drivers/clk/qcom/clk-rpmh.c > > @@ -132,6 +132,36 @@ static DEFINE_MUTEX(rpmh_clk_lock); > > }, \ > > } > > > > +#define DEFINE_CLK_RPMH_FIXED(_platform, _name, _name_active, \ > > + _parent_name, _name_active_parent, \ > > + _div) \ > > + static struct clk_fixed_factor _platform##_##_name = { \ > > + .mult = 1, \ > > + .div = _div, \ > > + .hw.init = &(struct clk_init_data){ \ > > + .ops = &clk_fixed_factor_ops, \ > > + .name = #_name, \ > > + .parent_data = &(const struct clk_parent_data){ \ > > + .fw_name = #_parent_name, \ > > + .name = #_parent_name, \ > > + }, \ > > + .num_parents = 1, \ > > + }, \ > > + }; \ > > + static struct clk_fixed_factor _platform##_##_name_active = { \ > > + .mult = 1, \ > > + .div = _div, \ > > + .hw.init = &(struct clk_init_data){ \ > > + .ops = &clk_fixed_factor_ops, \ > > + .name = #_name_active, \ > > + .parent_data = &(const struct clk_parent_data){ \ > > + .fw_name = #_name_active_parent,\ > > + .name = #_name_active_parent, \ > > + }, \ > > + .num_parents = 1, \ > > + }, \ > > + } > > + > > Please use CLK_FIXED_FACTOR_FW_NAME() instead. Or even better CLK_FIXED_FACTOR_HW(). It fits better here. > > > static inline struct clk_rpmh *to_clk_rpmh(struct clk_hw *_hw) > > { > > return container_of(_hw, struct clk_rpmh, hw); > > @@ -579,6 +609,43 @@ static const struct clk_rpmh_desc clk_rpmh_sm8450 = { > > .num_clks = ARRAY_SIZE(sm8450_rpmh_clocks), > > }; > > > > +DEFINE_CLK_RPMH_ARC(sm8550, xo_pad, xo_pad_ao, "xo.lvl", 0x03, 2); > > +DEFINE_CLK_RPMH_FIXED(sm8550, bi_tcxo, bi_tcxo_ao, xo_pad, xo_pad_ao, 2); > > +DEFINE_CLK_RPMH_VRM(sm8550, rf_clk1, rf_clk1_ao, "clka1", 1); > > +DEFINE_CLK_RPMH_VRM(sm8550, rf_clk2, rf_clk2_ao, "clka2", 1); > > +DEFINE_CLK_RPMH_VRM(sm8550, rf_clk3, rf_clk3_ao, "clka3", 1); > > +DEFINE_CLK_RPMH_VRM(sm8550, rf_clk4, rf_clk4_ao, "clka4", 1); > > +DEFINE_CLK_RPMH_VRM(sm8550, ln_bb_clk1, ln_bb_clk1_ao, "clka6", 2); > > +DEFINE_CLK_RPMH_VRM(sm8550, ln_bb_clk2, ln_bb_clk2_ao, "clka7", 2); > > +DEFINE_CLK_RPMH_VRM(sm8550, ln_bb_clk3, ln_bb_clk3_ao, "clka8", 2); > > + > > +static struct clk_hw *sm8550_rpmh_clocks[] = { > > + [RPMH_CXO_PAD_CLK] = &sm8550_xo_pad.hw, > > + [RPMH_CXO_PAD_CLK_A] = &sm8550_xo_pad_ao.hw, > > + [RPMH_CXO_CLK] = &sm8550_bi_tcxo.hw, > > + [RPMH_CXO_CLK_A] = &sm8550_bi_tcxo_ao.hw, > > + [RPMH_LN_BB_CLK1] = &sm8550_ln_bb_clk1.hw, > > + [RPMH_LN_BB_CLK1_A] = &sm8550_ln_bb_clk1_ao.hw, > > + [RPMH_LN_BB_CLK2] = &sm8550_ln_bb_clk2.hw, > > + [RPMH_LN_BB_CLK2_A] = &sm8550_ln_bb_clk2_ao.hw, > > + [RPMH_LN_BB_CLK3] = &sm8550_ln_bb_clk3.hw, > > + [RPMH_LN_BB_CLK3_A] = &sm8550_ln_bb_clk3_ao.hw, > > + [RPMH_RF_CLK1] = &sm8550_rf_clk1.hw, > > + [RPMH_RF_CLK1_A] = &sm8550_rf_clk1_ao.hw, > > + [RPMH_RF_CLK2] = &sm8550_rf_clk2.hw, > > + [RPMH_RF_CLK2_A] = &sm8550_rf_clk2_ao.hw, > > + [RPMH_RF_CLK3] = &sm8550_rf_clk3.hw, > > + [RPMH_RF_CLK3_A] = &sm8550_rf_clk3_ao.hw, > > + [RPMH_RF_CLK4] = &sm8550_rf_clk4.hw, > > + [RPMH_RF_CLK4_A] = &sm8550_rf_clk4_ao.hw, > > + [RPMH_IPA_CLK] = &sdm845_ipa.hw, > > +}; > > + > > +static const struct clk_rpmh_desc clk_rpmh_sm8550 = { > > + .clks = sm8550_rpmh_clocks, > > + .num_clks = ARRAY_SIZE(sm8550_rpmh_clocks), > > +}; > > + > > static struct clk_hw *sc7280_rpmh_clocks[] = { > > [RPMH_CXO_CLK] = &sc7280_bi_tcxo.hw, > > [RPMH_CXO_CLK_A] = &sc7280_bi_tcxo_ao.hw, > > @@ -682,29 +749,31 @@ static int clk_rpmh_probe(struct platform_device *pdev) > > > > name = hw_clks[i]->init->name; > > > > - rpmh_clk = to_clk_rpmh(hw_clks[i]); > > - res_addr = cmd_db_read_addr(rpmh_clk->res_name); > > - if (!res_addr) { > > - dev_err(&pdev->dev, "missing RPMh resource address for %s\n", > > - rpmh_clk->res_name); > > - return -ENODEV; > > - } > > + if (hw_clks[i]->init->ops != &clk_fixed_factor_ops) { > > This looks ugly a bit. I'd rather add something like non_cmd_clks to > the clk_rpmh_desc data and register them separately. Or even worse, > you can keep the rpmh as is, with only cmd-db based clocks and add a > fixed factor clock to the sm8550 dtsi directly. I have a slight > preference for the former method, but the latter would also work. After a second thought, I'd withdraw the second method. Just add a separate array with non-cmd-db clocks. > > > + rpmh_clk = to_clk_rpmh(hw_clks[i]); > > + res_addr = cmd_db_read_addr(rpmh_clk->res_name); > > + if (!res_addr) { > > + dev_err(&pdev->dev, "missing RPMh resource address for %s\n", > > + rpmh_clk->res_name); > > + return -ENODEV; > > + } > > > > - data = cmd_db_read_aux_data(rpmh_clk->res_name, &aux_data_len); > > - if (IS_ERR(data)) { > > - ret = PTR_ERR(data); > > - dev_err(&pdev->dev, > > - "error reading RPMh aux data for %s (%d)\n", > > - rpmh_clk->res_name, ret); > > - return ret; > > - } > > + data = cmd_db_read_aux_data(rpmh_clk->res_name, &aux_data_len); > > + if (IS_ERR(data)) { > > + ret = PTR_ERR(data); > > + dev_err(&pdev->dev, > > + "error reading RPMh aux data for %s (%d)\n", > > + rpmh_clk->res_name, ret); > > + return ret; > > + } > > > > - /* Convert unit from Khz to Hz */ > > - if (aux_data_len == sizeof(*data)) > > - rpmh_clk->unit = le32_to_cpu(data->unit) * 1000ULL; > > + /* Convert unit from Khz to Hz */ > > + if (aux_data_len == sizeof(*data)) > > + rpmh_clk->unit = le32_to_cpu(data->unit) * 1000ULL; > > > > - rpmh_clk->res_addr += res_addr; > > - rpmh_clk->dev = &pdev->dev; > > + rpmh_clk->res_addr += res_addr; > > + rpmh_clk->dev = &pdev->dev; > > + } > > > > ret = devm_clk_hw_register(&pdev->dev, hw_clks[i]); > > if (ret) { > > @@ -739,6 +808,7 @@ static const struct of_device_id clk_rpmh_match_table[] = { > > { .compatible = "qcom,sm8250-rpmh-clk", .data = &clk_rpmh_sm8250}, > > { .compatible = "qcom,sm8350-rpmh-clk", .data = &clk_rpmh_sm8350}, > > { .compatible = "qcom,sm8450-rpmh-clk", .data = &clk_rpmh_sm8450}, > > + { .compatible = "qcom,sm8550-rpmh-clk", .data = &clk_rpmh_sm8550}, > > { .compatible = "qcom,sc7280-rpmh-clk", .data = &clk_rpmh_sc7280}, > > { } > > }; > > -- > > 2.34.1 > > > > > -- > With best wishes > Dmitry -- With best wishes Dmitry