Received: by 2002:a05:6358:d09b:b0:dc:cd0c:909e with SMTP id jc27csp234255rwb; Thu, 1 Dec 2022 01:20:30 -0800 (PST) X-Google-Smtp-Source: AA0mqf6HWCBxPZN/LYFuV/Y9rXfSQbmz2SUrlRP2YsqexJXHA8DYpoc++YoH5x//rTisCw3BIKJ9 X-Received: by 2002:a05:6a00:1941:b0:56b:a80f:38d4 with SMTP id s1-20020a056a00194100b0056ba80f38d4mr47092326pfk.12.1669886430115; Thu, 01 Dec 2022 01:20:30 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1669886430; cv=none; d=google.com; s=arc-20160816; b=YEsDInGe/OuNVdJGqcLiYqh1GdENlMvJAYOgPOcd6IbyVqZrxSkJLOqF7OMD2dLwVi 1l8sPY9W+Xvp+zkOm/S6fqfPNpPwqHstTdhE1nNC9Sets04V8llsmtiTPr7uEEIYMUJI DXuBEgn2b7vx6fPJdyvWKym5UDs6kzyI/UWT2S3H74MXvruCMboNCG5doeL2T0hGSVHe p7w4Ed3pGnWCllN+btDPGOfpFnh2YWNTE4e9/CKXCJeQ2gGlIByxInJeCMg2V7vGsDn0 I24mH5MLjPoxePBlmIoidT629qofA2yapGiVbvUImwpr8TVMmEjmdTKTQNTmiAaN2GG3 RGww== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=V298lkV5QtI9GGd+VqJ9vB4qdc38PxeAIxTF+s8oIPU=; b=PWEoSJ8N8oQQ6YEbXjXn3X1VmPiCwVUnfTXRn11JsFmL3UGbYU9/jLylSZCuN/2a0O 3p6HMCRYndbsPsDtiaolH8BydmJZpdIcIPNO1NfIjvk/w75hLyDCDxs6z+xxaKr9mgmy OYQSPZlr/rANIK6Su0XlHQ1dy4kZiDY1EfcJsIeRxILmJCi6Fi626zobnLAl8GnRALlW 4IAKzAzhkNLxbAJWSi1MZXSMuRajOFKKjyVDkx7ZP5B2KxrhHm0SjtzlH7z/O1MQYZyj kjZUp0kD54N6z8XLkl7WXVCqpvppK3ymzTMuqrFQwwfVe6WR3wceS/3sZXiOue8uv0in r9rQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@chromium.org header.s=google header.b=HXNerBkW; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=chromium.org Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id pm16-20020a17090b3c5000b00219807d01bbsi242149pjb.75.2022.12.01.01.20.19; Thu, 01 Dec 2022 01:20:30 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@chromium.org header.s=google header.b=HXNerBkW; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=chromium.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229820AbiLAInA (ORCPT + 82 others); Thu, 1 Dec 2022 03:43:00 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:43148 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229782AbiLAImr (ORCPT ); Thu, 1 Dec 2022 03:42:47 -0500 Received: from mail-pl1-x636.google.com (mail-pl1-x636.google.com [IPv6:2607:f8b0:4864:20::636]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 138F01DA73 for ; Thu, 1 Dec 2022 00:42:44 -0800 (PST) Received: by mail-pl1-x636.google.com with SMTP id k7so995970pll.6 for ; Thu, 01 Dec 2022 00:42:44 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=chromium.org; s=google; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=V298lkV5QtI9GGd+VqJ9vB4qdc38PxeAIxTF+s8oIPU=; b=HXNerBkWxszjzmqR+65CvsTOErf+iOTLkDjru19S6a7Uz08AbN/rnneQjLsuIJvrwr Dg4WpD9aZ6NDY+2mQzKl90XlI6RelVXlXhdV3g6eI1GbO5rHFK0JkQSA/Uh9EvY/A0St ykQNoytvUS9qE6UxB7Ts+ItS8hkq2vLt19GbE= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=V298lkV5QtI9GGd+VqJ9vB4qdc38PxeAIxTF+s8oIPU=; b=ayTQ4s/nPVp5xMrYJTJWwU82NYt0EdN39aW1FPrQOGJavxkbJhIyiAsik41kbfDGbb sNvCcT6wcIbBSYtHz7XMMp7KwTmrsF6AOKZLwtofI7MBTbOVeu49IsT4Hb03RD4LTjVE FAeHG6PFh0+IwCNZlXwMo0YKooff8GXhM42uxC4H8ssoINifEngeME8sb2RguCsGgbIw r3dSCeaILe3pjjXXrnjo7S99kd9fsQbHPZpqgKe6uAAXThNqDkonCNCIke8Gh4WZHsIF g2EJSsJ5OY5J4qt1ZrUOdki0HiZ8OHXPPow7fjSZOQac/6svvQL3IOPj6bwGob6p7ITs CF+g== X-Gm-Message-State: ANoB5pkzl3ou7Ii1Bl22iawj4HYWDGi2rDWmWconyu0RQUhfvnQVGluQ GS6KVj9uJSvngHtZQ33Envju1w== X-Received: by 2002:a17:90a:4594:b0:218:f745:76fe with SMTP id v20-20020a17090a459400b00218f74576femr37452609pjg.245.1669884163980; Thu, 01 Dec 2022 00:42:43 -0800 (PST) Received: from wenstp920.tpe.corp.google.com ([2401:fa00:1:10:2416:fa4e:4eeb:fcde]) by smtp.gmail.com with ESMTPSA id j5-20020a170902690500b001708c4ebbaesm2932293plk.309.2022.12.01.00.42.41 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 01 Dec 2022 00:42:43 -0800 (PST) From: Chen-Yu Tsai To: Matthias Brugger Cc: Chen-Yu Tsai , Rob Herring , Krzysztof Kozlowski , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-mediatek@lists.infradead.org, linux-kernel@vger.kernel.org, AngeloGioacchino Del Regno , =?UTF-8?q?N=C3=ADcolas=20F=20=2E=20R=20=2E=20A=20=2E=20Prado?= Subject: [PATCH 4/4] arm64: dts: mediatek: mt8186: Fix systimer 13 MHz clock description Date: Thu, 1 Dec 2022 16:42:29 +0800 Message-Id: <20221201084229.3464449-5-wenst@chromium.org> X-Mailer: git-send-email 2.38.1.584.g0f3c55d4c2-goog In-Reply-To: <20221201084229.3464449-1-wenst@chromium.org> References: <20221201084229.3464449-1-wenst@chromium.org> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_NONE, SPF_HELO_NONE,SPF_PASS autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org The systimer block derives its 13 MHz clock by dividing the main 26 MHz oscillator clock by 2 internally. The 13 MHz clock is not a separate oscillator. Fix this by making the 13 MHz clock a divide-by-2 fixed factor clock, taking its input from the main 26 MHz oscillator. Fixes: 2e78620b1350 ("arm64: dts: Add MediaTek MT8186 dts and evaluation board and Makefile") Signed-off-by: Chen-Yu Tsai --- arch/arm64/boot/dts/mediatek/mt8186.dtsi | 8 +++++--- 1 file changed, 5 insertions(+), 3 deletions(-) diff --git a/arch/arm64/boot/dts/mediatek/mt8186.dtsi b/arch/arm64/boot/dts/mediatek/mt8186.dtsi index 4a2f7ad3c6f0..209f26f12dbc 100644 --- a/arch/arm64/boot/dts/mediatek/mt8186.dtsi +++ b/arch/arm64/boot/dts/mediatek/mt8186.dtsi @@ -215,10 +215,12 @@ l3_0: l3-cache { }; }; - clk13m: oscillator-13m { - compatible = "fixed-clock"; + clk13m: fixed-factor-clock-13m { + compatible = "fixed-factor-clock"; #clock-cells = <0>; - clock-frequency = <13000000>; + clocks = <&clk26m>; + clock-div = <2>; + clock-mult = <1>; clock-output-names = "clk13m"; }; -- 2.38.1.584.g0f3c55d4c2-goog