Received: by 2002:a05:6358:d09b:b0:dc:cd0c:909e with SMTP id jc27csp1233377rwb; Thu, 1 Dec 2022 14:25:24 -0800 (PST) X-Google-Smtp-Source: AA0mqf48Wo97QSOTSeiGFMYXIDQ1uGRh+DGDp/K22g8K6GLUmZAPengrXCv5GA+QmKO1bzb48ohX X-Received: by 2002:a17:907:7671:b0:7c0:a3f7:74fa with SMTP id kk17-20020a170907767100b007c0a3f774famr7275703ejc.616.1669933524334; Thu, 01 Dec 2022 14:25:24 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1669933524; cv=none; d=google.com; s=arc-20160816; b=Udq0skUfZ+HD73+4mxf7l+k53hJoKzmotKevjYCZeuLrnaF2k1M7tdKQVWyOShEUNa YHoTkI0y9jPVU+JHvDq0LbldXNaHqrrYA20QESiajCl/QMIRbqCWbVNxNJSD2TzIFchZ rg3RyZPhH1NsUxD6/BtVtekm8sMq5tJLiM/Q3+HlUzrXsXNLjYkooW3+TzHx6YDdateu pvDB79XmftrOyoPk8XbZfo2z8QHGKWeZzE1tCtafO2pp4rqEL8fcC+Vy2QLoQ0Lfn+Df 1wGKQmRXYaZ/Dq+CctvJo+c8nPi82Ry+Faw5lKx5E0XIrgUwObUraGwZ3dQlK0wK0oHa v67g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:in-reply-to:content-disposition:mime-version :references:message-id:subject:cc:to:from:date:dkim-signature; bh=HBj/49B6MmJFHvCRhzDMv5k5Pmsfzv/USrghm+7QLt4=; b=y5YYYMznmPfhDjBlJ0soWpK8FB+OAoZxmSLWELgsD30jE241gu511tG/LtnqPG6pTt Sbu2V124xWV6SHyiK5Z90HvwR6Z1lJpvYi9vnQ41gyMdwrI8M+f3GAEwx35Rzecv05Um ycwUbX54C6/VNXtkYXChmz1bmk3Os2VtZOzDz3WBmHR5RZd/8yfpJn0+E9rc6Xg8WbQ7 sTjadZzZsBDRhbpnFAPCHQ7HB6LmwDZGVFsobhAHnL/qPI3hywjfCDMSS+btmqkSu+fd 0qxvXn4Ykr1OyFWieiHs1Wpb46WgIU2oKaf6SvwtADccjgC2PDGNeZ/ysXI8/MDd/7Sm Pkbg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b=BItB6QRZ; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id gn23-20020a1709070d1700b007820aa60dc3si5214390ejc.74.2022.12.01.14.25.04; Thu, 01 Dec 2022 14:25:24 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b=BItB6QRZ; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231263AbiLAWMe (ORCPT + 82 others); Thu, 1 Dec 2022 17:12:34 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:58454 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231261AbiLAWM1 (ORCPT ); Thu, 1 Dec 2022 17:12:27 -0500 Received: from dfw.source.kernel.org (dfw.source.kernel.org [IPv6:2604:1380:4641:c500::1]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 77B13C462A; Thu, 1 Dec 2022 14:12:24 -0800 (PST) Received: from smtp.kernel.org (relay.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by dfw.source.kernel.org (Postfix) with ESMTPS id 0BD5362163; Thu, 1 Dec 2022 22:12:24 +0000 (UTC) Received: by smtp.kernel.org (Postfix) with ESMTPSA id 8F4D7C433C1; Thu, 1 Dec 2022 22:12:22 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1669932743; bh=6L29YbZfP45KfSEKeCJ4KJ1OrLqAXiCErdwDskNl5Co=; h=Date:From:To:Cc:Subject:References:In-Reply-To:From; b=BItB6QRZJ6pvebRb6hRT1PxYp6WMMEpxBscCUHUW7Q819f+34QTROwOVQKHtcmIXC AWZkVtgm0p/uWiWQz3IG7cfs15NL3WEprU380IRjfv3zgTJ2e/eyv+wf2l6R2Fjs10 M4xqmbk39g+LooqnZ7Reht1AmpwsP+cZO9bs/lWU2uPGjwGEZsIXR7DiPQhbvfFFYV TfkPlVYyDkzzcFkykeX81F9XpltkQ/Tdxiw6e6rmUCO0kwvNkIc8gVGSIegvSJdyvd mrEmzXPHPhGrdjmQV8ivQZGO+LHC2BdJGnilIa5wiwpswTmFfuB/0CsT+M7BJoZgAA AWR3XOjWeXmow== Date: Thu, 1 Dec 2022 16:12:20 -0600 From: Bjorn Andersson To: Abel Vesa Cc: Andy Gross , Konrad Dybcio , Mike Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Linux Kernel Mailing List , devicetree@vger.kernel.org, linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org, Krzysztof Kozlowski Subject: Re: [PATCH v4 2/9] dt-bindings: clock: Add SM8550 TCSR CC clocks Message-ID: <20221201221220.7kdbndug3m3om62p@builder.lan> References: <20221130112852.2977816-1-abel.vesa@linaro.org> <20221130112852.2977816-3-abel.vesa@linaro.org> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20221130112852.2977816-3-abel.vesa@linaro.org> X-Spam-Status: No, score=-7.1 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_HI, SPF_HELO_NONE,SPF_PASS autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Wed, Nov 30, 2022 at 01:28:45PM +0200, Abel Vesa wrote: > Add bindings documentation for clock TCSR driver on SM8550. > > Signed-off-by: Abel Vesa > Reviewed-by: Krzysztof Kozlowski > --- > .../bindings/clock/qcom,sm8550-tcsrcc.yaml | 45 +++++++++++++++++++ > .../dt-bindings/clock/qcom,sm8550-tcsrcc.h | 18 ++++++++ > 2 files changed, 63 insertions(+) > create mode 100644 Documentation/devicetree/bindings/clock/qcom,sm8550-tcsrcc.yaml > create mode 100644 include/dt-bindings/clock/qcom,sm8550-tcsrcc.h > > diff --git a/Documentation/devicetree/bindings/clock/qcom,sm8550-tcsrcc.yaml b/Documentation/devicetree/bindings/clock/qcom,sm8550-tcsrcc.yaml > new file mode 100644 > index 000000000000..b2de251328e4 > --- /dev/null > +++ b/Documentation/devicetree/bindings/clock/qcom,sm8550-tcsrcc.yaml > @@ -0,0 +1,45 @@ > +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) > +%YAML 1.2 > +--- > +$id: http://devicetree.org/schemas/clock/qcom,sm8550-tcsrcc.yaml# > +$schema: http://devicetree.org/meta-schemas/core.yaml# > + > +title: Qualcomm TCSR Clock Controller on SM8550 > + > +maintainers: > + - Bjorn Andersson > + > +description: | > + Qualcomm TCSR clock control module provides the clocks, resets and > + power domains on SM8550 > + > + See also:: include/dt-bindings/clock/qcom,sm8550-tcsrcc.h > + > +properties: > + compatible: > + const: qcom,sm8550-tcsrcc The block described is the TCSR block, the clock controller represents one of the functions provided. I think it would be more appropriate if the compatible represented the generic nature of the block, even though you currently only care about exposing these clocks. > + > + reg: > + maxItems: 1 > + > + '#clock-cells': > + const: 1 > + > + '#reset-cells': > + const: 1 > + Your clocks are fed by cxo. While there might be reasons for not wire the parent up in the clocks, I think you should represent it in the binding. Regards, Bjorn > +required: > + - compatible > + > +additionalProperties: false > + > +examples: > + - | > + clock-controller@1fc0000 { > + compatible = "qcom,sm8550-tcsrcc"; > + reg = <0x1fc0000 0x30000>; > + #clock-cells = <1>; > + #reset-cells = <1>; > + }; > + > +... > diff --git a/include/dt-bindings/clock/qcom,sm8550-tcsrcc.h b/include/dt-bindings/clock/qcom,sm8550-tcsrcc.h > new file mode 100644 > index 000000000000..091cb76f953a > --- /dev/null > +++ b/include/dt-bindings/clock/qcom,sm8550-tcsrcc.h > @@ -0,0 +1,18 @@ > +/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */ > +/* > + * Copyright (c) 2022, The Linux Foundation. All rights reserved. > + * Copyright (c) 2022, Linaro Limited > + */ > + > +#ifndef _DT_BINDINGS_CLK_QCOM_TCSR_CC_SM8550_H > +#define _DT_BINDINGS_CLK_QCOM_TCSR_CC_SM8550_H > + > +/* TCSR CC clocks */ > +#define TCSR_PCIE_0_CLKREF_EN 0 > +#define TCSR_PCIE_1_CLKREF_EN 1 > +#define TCSR_UFS_CLKREF_EN 2 > +#define TCSR_UFS_PAD_CLKREF_EN 3 > +#define TCSR_USB2_CLKREF_EN 4 > +#define TCSR_USB3_CLKREF_EN 5 > + > +#endif > -- > 2.34.1 >