Received: by 2002:a05:6358:d09b:b0:dc:cd0c:909e with SMTP id jc27csp1280791rwb; Thu, 1 Dec 2022 15:11:02 -0800 (PST) X-Google-Smtp-Source: AA0mqf6ypruKQFJCopama81QfWdccDeJ+B9Gtz03Covr5Y8pVCSx9B7wq6fu/dJ46mKA942YGXAX X-Received: by 2002:a17:902:7d94:b0:188:f4f4:2000 with SMTP id a20-20020a1709027d9400b00188f4f42000mr63759296plm.173.1669936262679; Thu, 01 Dec 2022 15:11:02 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1669936262; cv=none; d=google.com; s=arc-20160816; b=VLUd7PvGyG5C64oI7RL1aQEA1B4UTQXOvEdb6V45SLuTQoInVw26YXasq0D/T0L05b IAkcbpfJq+tpMX1NbXUUmgVVyn243A6WOoGuRfX7e7qs0Y/VHsWcBoTo1p1wvySSqsi4 ljdRpbqOMVmPSPa2x1XYf3SEaBWZJjjWpVPLrdR5UYmNERJZqIS8HE3yInzLgtarAekC 007/9WuF9bV3Y9hcpG9FDTKxwL6p6f3ytGFZ0m/UjSUfY0287l9pBlaKcbY96DSMA8xW +y1YhS+qHNdfexGERG22T85tZiex0bRhCLxp7zRXBDccdZa4TlXrSlQEHAEIdCu8kuN2 CnPQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:cc:to:subject:message-id:date:from:in-reply-to :references:mime-version:dkim-signature; bh=wdccEwoNUzYrqC6jNWDrT9rEAVvVXyiFMgGI7jA68lQ=; b=UYD6vnneLDea32jDQgz8vPoMZKLTnoDifqQ7S0fdSpVYcuDFQ0X1tAEdMfI56y0aon 5Ra+nJmQQLV2s71jkJVLZxroK+lA+VIKeJVM1D3BJG6kTKuENQrtIUNRpoV61eUQ552I N6u4MsB7DY45fj5a2jH1b5L43sNFQuxEVF5+0FbH/+5MQtWmNXr/+mr/OxeyesxXMPzV /uZB7RxN68pTXiOANH6Jd7x/VE0Qd/u4XvGGguxCPAjVtCcyFh+SQIwEs/dieiJSx2iE ZwnMZObkgkduJ8en796S+X42htE9YnE+V0VulV6Kb1sesgqj9GCWwSYgN3jdGpfCN+Py FW/A== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@googlemail.com header.s=20210112 header.b=Wk8Iq4Zw; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=googlemail.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id f14-20020a170902ce8e00b001899e936c2csi6178905plg.531.2022.12.01.15.10.52; Thu, 01 Dec 2022 15:11:02 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@googlemail.com header.s=20210112 header.b=Wk8Iq4Zw; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=googlemail.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230250AbiLAWnu (ORCPT + 82 others); Thu, 1 Dec 2022 17:43:50 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:58864 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231520AbiLAWnX (ORCPT ); Thu, 1 Dec 2022 17:43:23 -0500 Received: from mail-ed1-x530.google.com (mail-ed1-x530.google.com [IPv6:2a00:1450:4864:20::530]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 2F483C4CFE for ; Thu, 1 Dec 2022 14:43:19 -0800 (PST) Received: by mail-ed1-x530.google.com with SMTP id a16so4246471edb.9 for ; Thu, 01 Dec 2022 14:43:19 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=googlemail.com; s=20210112; h=cc:to:subject:message-id:date:from:in-reply-to:references :mime-version:from:to:cc:subject:date:message-id:reply-to; bh=wdccEwoNUzYrqC6jNWDrT9rEAVvVXyiFMgGI7jA68lQ=; b=Wk8Iq4Zwruqwxl5xoc1ZTWIyOX5WMpQN1z38ssGVJLqjpltkZZKrGOViQ67FiKHWH/ 2l1ctyiArazBiuXAuq+mxWdCFSZ29k/TqxC6HR19sG73B9PcKOaNE3L/RzvFzdTqj9uJ MR81ZSyFpBqJ3451tqP7MPqhUZmq8OW1rbc9N8f0uAuDGKnSohLo/FHgcXxE01hx875T Pe1gIimImpVMscHQvsDGvTQK7dxHrFLBBxFL0M7vf0/kSPX0OPj9AmTGI14hW7DtRk+m /I+5KuK2jtuCqzqUJKHOC8ETyLKNuYHIaLgE0zpV2kHsQCcWb/VfAV2lFyqdHT9Dl029 1lNg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=cc:to:subject:message-id:date:from:in-reply-to:references :mime-version:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=wdccEwoNUzYrqC6jNWDrT9rEAVvVXyiFMgGI7jA68lQ=; b=35wArZpitEzHbkR49LgiKzKaPZRWWEU8N4pzp01nhrX4c2HwLUctnhq3JmhfAFwyZk 0X8he30Hf4XMFteHrw703V+5qB7czgrxrUf2IfYEiHtpCECBZBRazYB4lZeTbxQ4MVtY ErjMpcdNnVdCREbHxxypagh9V+DZI3zhAn51VhYeHRAhohV10v1m6J9zY+y/GBUZzr8E h2m+jHiddyjNuYZD49ISlbHHU5b+4Vx24tK+87MZsd2OlI4+bj+NI/HS7US56BiKm+mE V6vzgl584sS0/08YdRjp2HC3+TGhEOUYuNRnDwCnclnw1yHLtJTMf3ILYlG3IJPgd8Ps FRKg== X-Gm-Message-State: ANoB5pkQOiuUp9+CKa6xSehUF+rq5gHQUVtA+ynxROyRE5Up4nrkZPL2 ke6cLaWCLMNXl48tO7Tu0gEaEl/v+lXc/6jk2As= X-Received: by 2002:a05:6402:d6a:b0:467:6dbf:e3e8 with SMTP id ec42-20020a0564020d6a00b004676dbfe3e8mr23352735edb.291.1669934597635; Thu, 01 Dec 2022 14:43:17 -0800 (PST) MIME-Version: 1.0 References: <20221201103026.53234-1-tomeu.vizoso@collabora.com> <20221201103026.53234-4-tomeu.vizoso@collabora.com> In-Reply-To: <20221201103026.53234-4-tomeu.vizoso@collabora.com> From: Martin Blumenstingl Date: Thu, 1 Dec 2022 23:43:06 +0100 Message-ID: Subject: Re: [PATCH v5 3/7] soc: amlogic: meson-pwrc: Add NNA power domain for A311D To: Tomeu Vizoso Cc: italonicola@collabora.com, Neil Armstrong , Kevin Hilman , Jerome Brunet , "moderated list:ARM/Amlogic Meson SoC support" , "open list:ARM/Amlogic Meson SoC support" , open list Content-Type: text/plain; charset="UTF-8" X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,FREEMAIL_FROM, RCVD_IN_DNSWL_NONE,SPF_HELO_NONE,SPF_PASS autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Thu, Dec 1, 2022 at 11:30 AM Tomeu Vizoso wrote: > > Based on power initialization sequence in downstream driver. > > Signed-off-by: Tomeu Vizoso > Reviewed-by: Neil Armstrong Reviewed-by: Martin Blumenstingl [...] > +static struct meson_ee_pwrc_mem_domain g12a_pwrc_mem_nna[] = { > + { G12A_HHI_NANOQ_MEM_PD_REG0, GENMASK(31, 0) }, > + { G12A_HHI_NANOQ_MEM_PD_REG1, GENMASK(23, 0) }, I noticed the discussion in v1 of this series where Neil noted that you should change GENMASK(31, 0) to GENMASK(23, 0) (for G12A_HHI_NANOQ_MEM_PD_REG1). This is all a bit confusing because the S905D3 datasheet mentions that the HHI_NANOQ_MEM_PD_REG1 register uses the full 32 bits. I'm still fine with the way it is right now because the datasheets are not always perfect. Best regards, Martin