Received: by 2002:a05:6358:d09b:b0:dc:cd0c:909e with SMTP id jc27csp2598267rwb; Fri, 2 Dec 2022 12:04:44 -0800 (PST) X-Google-Smtp-Source: AA0mqf7QemS3M2o30ci5eaG/hqRPaBXsakN9LQPtii13q4BBVRKh835WPC/uReApy5RoGOL/FFZS X-Received: by 2002:a05:6402:1814:b0:46a:b1ba:22b8 with SMTP id g20-20020a056402181400b0046ab1ba22b8mr33045513edy.316.1670011484484; Fri, 02 Dec 2022 12:04:44 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1670011484; cv=none; d=google.com; s=arc-20160816; b=SOULRjTDhHxqV6PkxmxaAC6JUmWaGv018E82KEXbl9oT+LHtZgEnJ7y083LjNtbc1K 9ZKC+oqptBdrLRJ+YEVCsNpkGdiODzS3N1S2n97h+yk45+z1B/eZRezBi4znRsazY3q9 Sau0O0Mi9tXWmAOxhEWCCdyK2pEYzvD+hRJyq3SFEQpRF7PmMTDEoa5LcUmKuW9mdG02 GlQOL2v3jWTh4y5DzMF7Zk4AgjPQTxlzOdL8roYGUp42NHsN4zh5Z67n3x4bcUj3WxA2 XngQYMRgC9jEwIV39R2nJLhKX5A+BMl6bmIJ0ViFfSUl+GwdYjfMVkDoqQget5k4rVNS Thew== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:in-reply-to:content-disposition:mime-version :references:message-id:subject:cc:to:from:date:dkim-signature; bh=J943yYpuo0jFR9PCG/F9JS9VvWtOyHZ6S8cQEy5PX9s=; b=Ny6XxGy8IcHw8sNFuJLSAgHmgULtzCMAjKIesZpcalYEaJkUYuUAPKaxCL35pd8QRO Oc6Cvaj0NYLPT5VSk2MHPGQc2oOf7Rs4MXIzsikt7GcfH2m8vBF3Ixb0xU/gQvPPyPbh AP3C2Z15m7/QZ07GilBRTbdLiMkI0ndx/Y4zqrMzNB1hbZ3H5Fz3XZXs776quShZsS2L ACQkWXXuO4hpTZz2iqvIeYbbxwFzUkJ2FPoOUyKYbQiRkxwohRq2q7UePdfIvrvLJkSo 8P0/UXdKj7zTfrzKIp9yJsSgzzSQaAdO1HNFumK1L99hGUjOAxBywFn3BDmryGu9Umdu Yrog== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=zIMn7QfC; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id ss28-20020a170907c01c00b007adc8c49d83si5694296ejc.477.2022.12.02.12.04.24; Fri, 02 Dec 2022 12:04:44 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=zIMn7QfC; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S234602AbiLBTTM (ORCPT + 82 others); Fri, 2 Dec 2022 14:19:12 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:44300 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S234242AbiLBTTL (ORCPT ); Fri, 2 Dec 2022 14:19:11 -0500 Received: from mail-ej1-x62b.google.com (mail-ej1-x62b.google.com [IPv6:2a00:1450:4864:20::62b]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 0FAC0CE01 for ; Fri, 2 Dec 2022 11:19:08 -0800 (PST) Received: by mail-ej1-x62b.google.com with SMTP id fc4so6765599ejc.12 for ; Fri, 02 Dec 2022 11:19:07 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=in-reply-to:content-disposition:mime-version:references:message-id :subject:cc:to:from:date:from:to:cc:subject:date:message-id:reply-to; bh=J943yYpuo0jFR9PCG/F9JS9VvWtOyHZ6S8cQEy5PX9s=; b=zIMn7QfCJdbk4wTH0N8lemUAvDDcSZo/Z+gBiKFz8ilbUjpEIe4S3P4uvqDDd+H+AM 5gg1OTe8VLzeMxXf7HC69s4F9H4ZSyW3R7jEzr7aF4yQKHXHdU/lehSD3gNzfp8rU39A Vqlg2vFP9WXVXctmx3ERTPpjFSf6OMwn9RV+Byk6C16lfFBg4FaDKOD2udXMBBbmBXJI arkM87qCeV3zTeBHIWUXH3wxhO/NL6FUao54jNTnlB1v7krtXvEviNPYKYZsHJCMN2Vg Nbbz0g91IPi1Nm65INfGgyfvaED0KbuKOFkLLGhK7D6/JP/XyNkf4FJH/R/pV+p/7vGx 1Nxg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=in-reply-to:content-disposition:mime-version:references:message-id :subject:cc:to:from:date:x-gm-message-state:from:to:cc:subject:date :message-id:reply-to; bh=J943yYpuo0jFR9PCG/F9JS9VvWtOyHZ6S8cQEy5PX9s=; b=gX1YXWATtZ9Ntne8T/zw7AMwRSaWcg55EeiMDYENPEaWziR9rc3Fxs3l6ysJ8DCnc0 qmAi2sUo9OzgQbt3sghMeryEH2Z3Xp+z++ZKVfwhkejb5ZbgnJhVeNXLHlAnupU1g3J5 nNd2PtLCuNHfAq/DhZ3NH4EvHa6hQfKwnPrf1ZybfxIzQw9M0aHlacRvgdQoIo9XKRny O1nl4e32FRGZJ/So/ZVCANkxJNe94BbCJLLaQfzr6mz+ffHvv4U3Elf8bNAvqQ9aYvo0 qHyNgziKIcprjw+VF9HZhoDd2vmquObfA2Oaau5lbvCxe36Cub+PNJTvVHEqyPRz2GAJ 86Jg== X-Gm-Message-State: ANoB5plYe2nBdusc5ntnqCW7B3Wu2ZmiGbDFE+lhRiXypMg6gmHRk9Gu X1gVyGK0rcSAVx3qpXrbG7R8vBIebMwLWlJ3 X-Received: by 2002:a17:906:94c8:b0:7c0:a321:8df2 with SMTP id d8-20020a17090694c800b007c0a3218df2mr10838829ejy.308.1670008746540; Fri, 02 Dec 2022 11:19:06 -0800 (PST) Received: from linaro.org ([94.52.112.99]) by smtp.gmail.com with ESMTPSA id d13-20020a17090694cd00b007c0b28b85c5sm2145585ejy.138.2022.12.02.11.19.05 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 02 Dec 2022 11:19:05 -0800 (PST) Date: Fri, 2 Dec 2022 21:19:04 +0200 From: Abel Vesa To: Bjorn Andersson Cc: Andy Gross , Konrad Dybcio , Mike Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Linux Kernel Mailing List , devicetree@vger.kernel.org, linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org, Krzysztof Kozlowski Subject: Re: [PATCH v4 2/9] dt-bindings: clock: Add SM8550 TCSR CC clocks Message-ID: References: <20221130112852.2977816-1-abel.vesa@linaro.org> <20221130112852.2977816-3-abel.vesa@linaro.org> <20221201221220.7kdbndug3m3om62p@builder.lan> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20221201221220.7kdbndug3m3om62p@builder.lan> X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_NONE, SPF_HELO_NONE,SPF_PASS autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 22-12-01 16:12:20, Bjorn Andersson wrote: > On Wed, Nov 30, 2022 at 01:28:45PM +0200, Abel Vesa wrote: > > Add bindings documentation for clock TCSR driver on SM8550. > > > > Signed-off-by: Abel Vesa > > Reviewed-by: Krzysztof Kozlowski > > --- > > .../bindings/clock/qcom,sm8550-tcsrcc.yaml | 45 +++++++++++++++++++ > > .../dt-bindings/clock/qcom,sm8550-tcsrcc.h | 18 ++++++++ > > 2 files changed, 63 insertions(+) > > create mode 100644 Documentation/devicetree/bindings/clock/qcom,sm8550-tcsrcc.yaml > > create mode 100644 include/dt-bindings/clock/qcom,sm8550-tcsrcc.h > > > > diff --git a/Documentation/devicetree/bindings/clock/qcom,sm8550-tcsrcc.yaml b/Documentation/devicetree/bindings/clock/qcom,sm8550-tcsrcc.yaml > > new file mode 100644 > > index 000000000000..b2de251328e4 > > --- /dev/null > > +++ b/Documentation/devicetree/bindings/clock/qcom,sm8550-tcsrcc.yaml > > @@ -0,0 +1,45 @@ > > +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) > > +%YAML 1.2 > > +--- > > +$id: http://devicetree.org/schemas/clock/qcom,sm8550-tcsrcc.yaml# > > +$schema: http://devicetree.org/meta-schemas/core.yaml# > > + > > +title: Qualcomm TCSR Clock Controller on SM8550 > > + > > +maintainers: > > + - Bjorn Andersson > > + > > +description: | > > + Qualcomm TCSR clock control module provides the clocks, resets and > > + power domains on SM8550 > > + > > + See also:: include/dt-bindings/clock/qcom,sm8550-tcsrcc.h > > + > > +properties: > > + compatible: > > + const: qcom,sm8550-tcsrcc > > The block described is the TCSR block, the clock controller represents > one of the functions provided. I think it would be more appropriate if > the compatible represented the generic nature of the block, even though > you currently only care about exposing these clocks. I think there is a rule that says the compatible string to be the same as the schema filename. Should I then also rename the schema file and also the binding IDs header? Like qcom,sm8550-tcsr.yaml and qcom,sm8550-tcsr.h ? > > > + > > + reg: > > + maxItems: 1 > > + > > + '#clock-cells': > > + const: 1 > > + > > + '#reset-cells': > > + const: 1 > > + > > Your clocks are fed by cxo. While there might be reasons for not wire > the parent up in the clocks, I think you should represent it in the > binding. Right, will document the clocks property as well and describe the clock as xo-board. > > Regards, > Bjorn > > > +required: > > + - compatible > > + > > +additionalProperties: false > > + > > +examples: > > + - | > > + clock-controller@1fc0000 { > > + compatible = "qcom,sm8550-tcsrcc"; > > + reg = <0x1fc0000 0x30000>; > > + #clock-cells = <1>; > > + #reset-cells = <1>; > > + }; > > + > > +... > > diff --git a/include/dt-bindings/clock/qcom,sm8550-tcsrcc.h b/include/dt-bindings/clock/qcom,sm8550-tcsrcc.h > > new file mode 100644 > > index 000000000000..091cb76f953a > > --- /dev/null > > +++ b/include/dt-bindings/clock/qcom,sm8550-tcsrcc.h > > @@ -0,0 +1,18 @@ > > +/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */ > > +/* > > + * Copyright (c) 2022, The Linux Foundation. All rights reserved. > > + * Copyright (c) 2022, Linaro Limited > > + */ > > + > > +#ifndef _DT_BINDINGS_CLK_QCOM_TCSR_CC_SM8550_H > > +#define _DT_BINDINGS_CLK_QCOM_TCSR_CC_SM8550_H > > + > > +/* TCSR CC clocks */ > > +#define TCSR_PCIE_0_CLKREF_EN 0 > > +#define TCSR_PCIE_1_CLKREF_EN 1 > > +#define TCSR_UFS_CLKREF_EN 2 > > +#define TCSR_UFS_PAD_CLKREF_EN 3 > > +#define TCSR_USB2_CLKREF_EN 4 > > +#define TCSR_USB3_CLKREF_EN 5 > > + > > +#endif > > -- > > 2.34.1 > >