Received: by 2002:a05:6358:d09b:b0:dc:cd0c:909e with SMTP id jc27csp5984225rwb; Mon, 5 Dec 2022 06:38:30 -0800 (PST) X-Google-Smtp-Source: AA0mqf4QxYyXaQR7Ufc27HXExfRDJCO47I7u/5e3d15o6a0+KUn2ihEF24yL6lLU9AphUmtS1Pwx X-Received: by 2002:a17:902:8698:b0:188:e255:39af with SMTP id g24-20020a170902869800b00188e25539afmr65759509plo.86.1670251110535; Mon, 05 Dec 2022 06:38:30 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1670251110; cv=none; d=google.com; s=arc-20160816; b=F3yPOC2X98ws1hvNSmzjQJ1iOVaYsLgCV8xH1yowlOmVAIimFScrMUqBDiN3+tXfRi xwebN6kvGTQqLzue+amWcd3hUI5bFXn36GHfF5tNMufeBqZMGPili8F15w5TrLtXk7Fg lp6NMW9reyqtnOFwX59jVYnJNBMIaffeXQF7HqDzigXuXRzy/EKciw4Yssn3K+qIos7u nw9Bo4Ldp3ScnsXwHS/CfAnPqjj9ysz/W6COwWnfAhC3zDPsW87iB4WCrjZa+E7oY2id rVFrGjntGQxH+9QsZ8/VzUfm592jF1gIbZXFz4uI34KxJCw1Q/DgCRthlnP55XH1grxS Og0w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:in-reply-to :organization:from:references:cc:to:content-language:subject :user-agent:mime-version:date:message-id:dkim-signature; bh=gVaXaVbWwE1Z1L7pjtZScPjqdS7c759HJWGlfDOBHj0=; b=wwxVuWgHDxVa9ZLWppubjLMG0tGdt7OUQZHS5g1rNS3zHtZbm/VNPsLmPoeJCyGLpi S/SHDFV315Znm671uI2fIcu/6ZyM+j+gOjWNWQYfoz90DXlJ/42ksZIef0Aqui4AQa6W N6O9GEPaKPiQhg1C+gOnRTaN2QOziN4yWNHc7LAAUsnrAIMOugmGwBJzP+jtocHPwQwQ tMW+GxaUFlLA7vuDb2HhoF4v9ZJGBMBGT1xr3xJ97gwgq7NCBDejiA6oq3xrZ5SUvYwt 81Rmufq3GN9eBFpZyf6vip0C4ZDbPDw+5YzEq7OO+eYFxud0vv+e8PE2XF+so68mnfZT oejg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=SpPVP0hd; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id y188-20020a6264c5000000b005771553924dsi1320375pfb.168.2022.12.05.06.38.17; Mon, 05 Dec 2022 06:38:30 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=SpPVP0hd; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231822AbiLENmH (ORCPT + 81 others); Mon, 5 Dec 2022 08:42:07 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:34992 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S232143AbiLENlu (ORCPT ); Mon, 5 Dec 2022 08:41:50 -0500 Received: from mga18.intel.com (mga18.intel.com [134.134.136.126]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 8E63A1CFF2; Mon, 5 Dec 2022 05:41:49 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1670247709; x=1701783709; h=message-id:date:mime-version:subject:to:cc:references: from:in-reply-to:content-transfer-encoding; bh=3GEBq+TnHHBMj8dKCAPrgcd5mxHNa6hFVgpFoTSTC/c=; b=SpPVP0hdQppycTBJfqc525okQOHISoGrU10DQt4MPeGe/+zoIy96WjZe xPWzywOdATF5flG4RQgso6tLMUNlfu82sr0fIm/lJCIVCgR0IEQ27hYNn qLTsU/lzg2KK0KHd0eFHe1moYIAypi3CNFYJ930LsN73P5OU9MoY1ywSg H1Ka1HeVNs1ExhFwrTd9aCa13WKW/nIQlMwnjFPY1vDiyP4p9DhrgMevW 2E5HplGa1ZTCDPfvi4t629DKNvDxiWZA9rxbl/pkfR5rwSTajfY9Vy/rn m/L2CMNGaUm6Eo2lD9+QxbzE1Ic6kVgIf/p2Aa3qL1kpmSTwm/fCzT2tP w==; X-IronPort-AV: E=McAfee;i="6500,9779,10551"; a="299776121" X-IronPort-AV: E=Sophos;i="5.96,219,1665471600"; d="scan'208";a="299776121" Received: from fmsmga004.fm.intel.com ([10.253.24.48]) by orsmga106.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 05 Dec 2022 05:41:48 -0800 X-IronPort-AV: E=McAfee;i="6500,9779,10551"; a="714401437" X-IronPort-AV: E=Sophos;i="5.96,219,1665471600"; d="scan'208";a="714401437" Received: from ahunter6-mobl1.ger.corp.intel.com (HELO [10.0.2.15]) ([10.252.55.104]) by fmsmga004-auth.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 05 Dec 2022 05:41:43 -0800 Message-ID: Date: Mon, 5 Dec 2022 15:41:39 +0200 MIME-Version: 1.0 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:102.0) Gecko/20100101 Firefox/102.0 Thunderbird/102.5.1 Subject: Re: [PATCH v2 2/2] mmc: sdhci-npcm: Add NPCM SDHCI driver Content-Language: en-US To: Andy Shevchenko Cc: ulf.hansson@linaro.org, avifishman70@gmail.com, tali.perry1@gmail.com, joel@jms.id.au, venture@google.com, yuenn@google.com, benjaminfair@google.com, skhan@linuxfoundation.org, davidgow@google.com, pbrobinson@gmail.com, gsomlo@gmail.com, briannorris@chromium.org, arnd@arndb.de, krakoczy@antmicro.com, openbmc@lists.ozlabs.org, linux-mmc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Tomer Maimon References: <20221205085351.27566-1-tmaimon77@gmail.com> <20221205085351.27566-3-tmaimon77@gmail.com> From: Adrian Hunter Organization: Intel Finland Oy, Registered Address: PL 281, 00181 Helsinki, Business Identity Code: 0357606 - 4, Domiciled in Helsinki In-Reply-To: Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 7bit X-Spam-Status: No, score=-2.4 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,NICE_REPLY_A, SPF_HELO_NONE,SPF_NONE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 5/12/22 15:25, Andy Shevchenko wrote: > On Mon, Dec 5, 2022 at 1:20 PM Tomer Maimon wrote: >> On Mon, 5 Dec 2022 at 12:54, Andy Shevchenko wrote: >>> On Mon, Dec 5, 2022 at 10:54 AM Tomer Maimon wrote: > > ... > >>>> +#include >>>> +#include >>>> +#include >>>> +#include >>>> +#include >>>> +#include >>> >>> I guess platform_device.h is missing here. >> Build and work without platform_device.h, do I need it for module use? > > The rule of thumb is to include headers we are the direct user of. I > believe you have a data type and API that are defined in that header. > > ... > >>>> +static int npcm_sdhci_probe(struct platform_device *pdev) >>>> +{ >>>> + struct sdhci_pltfm_host *pltfm_host; >>>> + struct sdhci_host *host; >>>> + u32 caps; >>>> + int ret; >>>> + >>>> + host = sdhci_pltfm_init(pdev, &npcm_sdhci_pdata, 0); >>>> + if (IS_ERR(host)) >>>> + return PTR_ERR(host); >>>> + >>>> + pltfm_host = sdhci_priv(host); >>> >>>> + pltfm_host->clk = devm_clk_get_optional(&pdev->dev, NULL); >>> >>> You can't mix devm with non-devm in this way. >> Can you explain what you mean You can't mix devm with non-devm in this >> way, where is the mix? >> In version 1 used devm_clk_get, is it problematic? > > devm_ is problematic in your case. > TL;DR: you need to use clk_get_optional() and clk_put(). devm_ calls exactly those, so what is the issue? > > Your ->remove() callback doesn't free resources in the reversed order > which may or, by luck, may not be the case of all possible crashes, > UAFs, races, etc during removal stage. All the same for error path in > ->probe(). > >>>> + if (IS_ERR(pltfm_host->clk)) >>>> + return PTR_ERR(pltfm_host->clk); >>>> + >>>> + ret = clk_prepare_enable(pltfm_host->clk); >>>> + if (ret) >>>> + return ret; >>>> + >>>> + caps = sdhci_readl(host, SDHCI_CAPABILITIES); >>>> + if (caps & SDHCI_CAN_DO_8BIT) >>>> + host->mmc->caps |= MMC_CAP_8_BIT_DATA; >>>> + >>>> + ret = mmc_of_parse(host->mmc); >>>> + if (ret) >>>> + goto err_sdhci_add; >>>> + >>>> + ret = sdhci_add_host(host); >>>> + if (ret) >>>> + goto err_sdhci_add; >>> >>> Why can't you use sdhci_pltfm_register()? >> two things are missing in sdhci_pltfm_register >> 1. clock. > > Taking into account the implementation of the corresponding > _unregister() I would add the clock handling to the _register() one. > Perhaps via a new member of the platform data that supplies the name > and index of the clock and hence all clk_get_optional() / clk_put will > be moved there. > >> 2. Adding SDHCI_CAN_DO_8BIT capability according the eMMC capabilities. > > All the same, why can't platform data be utilised for this? > >>>> + return 0; >>>> + >>>> +err_sdhci_add: >>>> + clk_disable_unprepare(pltfm_host->clk); >>>> + sdhci_pltfm_free(pdev); >>>> + return ret; >>>> +} >