Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20;
Received-SPF: Pass (protection.outlook.com: domain of amd.com designates
 165.204.84.17 as permitted sender) receiver=protection.outlook.com;
 client-ip=165.204.84.17; helo=SATLEXMB04.amd.com; pr=C
From:   Yazen Ghannam <yazen.ghannam@amd.com>
To:     <linux-edac@vger.kernel.org>
CC:     <linux-kernel@vger.kernel.org>, <tony.luck@intel.com>,
        <x86@kernel.org>, <Smita.KoralahalliChannabasappa@amd.com>,
        Yazen Ghannam <yazen.ghannam@amd.com>
Subject: [PATCH v6 0/4] x86/mce: Support extended MCA_ADDR address on SMCA systems
Date:   Tue, 6 Dec 2022 11:36:03 -0600
Message-ID: <20221206173607.1185907-1-yazen.ghannam@amd.com>
MIME-Version: 1.0
Content-Transfer-Encoding: 8bit
Content-Type: text/plain
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 06 Dec 2022 17:36:19.5961
 (UTC)
X-MS-Exchange-CrossTenant-Network-Message-Id: f1b87cc3-43cb-4224-37ca-08dad7b062c3
X-MS-Exchange-CrossTenant-Id: 3dd8961f-e488-4e60-8e11-a82d994e183d
X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=3dd8961f-e488-4e60-8e11-a82d994e183d;Ip=[165.204.84.17];Helo=[SATLEXMB04.amd.com]
X-MS-Exchange-CrossTenant-AuthSource: CO1NAM11FT032.eop-nam11.prod.protection.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Anonymous
X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem
X-MS-Exchange-Transport-CrossTenantHeadersStamped: LV2PR12MB5797
X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED,
        DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_NONE,
        RCVD_IN_MSPIKE_H2,SPF_HELO_PASS,SPF_PASS autolearn=ham
        autolearn_force=no version=3.4.6
X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on
        lindbergh.monkeyblade.net
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

Hi all,

This series of patches adds support for extended physical address on newer
AMD CPUs.

Patch 1 simplifies part of the MCA init path by reordering and combining
some helper functions. This was shared by Boris during the discussion of v5
of this set.

Patch 2 removes another MCA init helper function and merges it with the AMD
MCA init code. Also, some other MCA init functions are reordered so that
MCA is enabled after vendor init. This was shared by myself during the
discussion of v5 of this set.

Patch 3 moves the SMCA-specific parsing of the MCA_ADDR register into a
separate helper function. This was originally submitted by Smita and
reworked by Boris. The current version is unmodified from her v5
submission.

Patch 4 adds support for the new location of the "LSB" field used when
parsing MCA_ADDR. This was originally submitted by Smita, and I've rebased
it on the first three patches.

Thanks,
Yazen 

Link:
https://lore.kernel.org/r/20220412154038.261750-1-Smita.KoralahalliChannabasappa@amd.com

Borislav Petkov (1):
  x86/mce: Cleanup bank processing on init

Smita Koralahalli (2):
  x86/mce: Define function to extract ErrorAddr from MCA_ADDR
  x86/mce: Add support for Extended Physical Address MCA changes

Yazen Ghannam (1):
  x86/mce: Remove __mcheck_cpu_init_early()

 arch/x86/include/asm/mce.h         |   3 +-
 arch/x86/kernel/cpu/mce/amd.c      |  16 ++---
 arch/x86/kernel/cpu/mce/core.c     | 100 +++++++----------------------
 arch/x86/kernel/cpu/mce/internal.h |  44 +++++++++++++
 4 files changed, 74 insertions(+), 89 deletions(-)

-- 
2.34.1