Received: by 2002:a05:6358:d09b:b0:dc:cd0c:909e with SMTP id jc27csp809573rwb; Wed, 7 Dec 2022 05:24:10 -0800 (PST) X-Google-Smtp-Source: AA0mqf6omYyYvtf+BQgsYDzhqZcy9701NpHa9i8Pz4c2krcIfcYlAnqJhoBWlk72Ic8zXmT312rw X-Received: by 2002:a17:902:e9cc:b0:189:ad0c:4027 with SMTP id 12-20020a170902e9cc00b00189ad0c4027mr34591994plk.63.1670419449974; Wed, 07 Dec 2022 05:24:09 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1670419449; cv=none; d=google.com; s=arc-20160816; b=Phb7o6aM2whFdPq0ik+e5gxnHqrPXqNS7eer/CGYKomodJO6uGSfYsdgEviY1jihX/ 9yA5/RiKamhSR2v1KCMRgdR5okC9fisCjPbQYbQf9jgzL3TY79gr8V+0FJDAt4bSe2by t5SIjkFMPuE9czuhEngKFhYBmAo5kigvMBt32c8+DWHIZpJ+FIN/dhhfgHD3W1NB4Imr xUOcVkQa3a8JOaPIuPFiEml7wPBm6UXD/HUQQydQ4/98wbn+4c7WU4x7vLFqSuFK1oQX Io/MsFV/4hvw+AZM/KX/Q8JHVLJdAw+VgEj1rXnxeAmHippl1Prs/z5hSDuIp7z741bQ /llw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:cc:to:subject:message-id:date:from:in-reply-to :references:mime-version:dkim-signature; bh=TJPCP4AbYzmGzRRwQknWvZ7ec7wLffR2M+z5Bb6OJxQ=; b=CwXFRdvTchhaYtwxgcOu7RWXAwLDTiS8IjucyLrRArkcTnwo7wVB6IsQoW9I5p9DAJ n20PzeGNxugpNWBLN33K72Ljfd8T9Q1pQLFkqMZiXa5/ptATkHFCHPxtG/9PUckTtv1m Cg2gW2BhuWR+3WvMOUVuN4zltwxlKZlAI6lOO1pLqB8pKkmn7rGaobw0U4syfmQF9FDV O+AE/9oLB7GE9Y71hDAtCITPXZFq+NsSbLmBvSNhuhLPyIIYoqY+GzIBP/6T+5QecJJf ma9cMj4ETz7/i4m9IwrLCD2a16TNfEcRjda3yxShyyfNGwKPzeS9006P5aZKS94bf7po VwgA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@canonical.com header.s=20210705 header.b="k4v/YJR/"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=canonical.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id 34-20020a630c62000000b00478d8bd0906si5849613pgm.737.2022.12.07.05.23.59; Wed, 07 Dec 2022 05:24:09 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@canonical.com header.s=20210705 header.b="k4v/YJR/"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=canonical.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229941AbiLGNTA (ORCPT + 75 others); Wed, 7 Dec 2022 08:19:00 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:50404 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229945AbiLGNSw (ORCPT ); Wed, 7 Dec 2022 08:18:52 -0500 Received: from smtp-relay-internal-1.canonical.com (smtp-relay-internal-1.canonical.com [185.125.188.123]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 86AA612A92 for ; Wed, 7 Dec 2022 05:18:51 -0800 (PST) Received: from mail-yb1-f198.google.com (mail-yb1-f198.google.com [209.85.219.198]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (2048 bits) server-digest SHA256) (No client certificate requested) by smtp-relay-internal-1.canonical.com (Postfix) with ESMTPS id 2A1554166A for ; Wed, 7 Dec 2022 13:18:50 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=canonical.com; s=20210705; t=1670419130; bh=TJPCP4AbYzmGzRRwQknWvZ7ec7wLffR2M+z5Bb6OJxQ=; h=MIME-Version:References:In-Reply-To:From:Date:Message-ID:Subject: To:Cc:Content-Type; b=k4v/YJR/Hl/02Id9DLkhlc9r47+LXEM/ybLui3HTWTU0XMoXQR/0PaMVD03rKmMBz AEIw4oq7s6pOwyndMIOgnD8OH+iZOIVtpG0rVVUPhiCwOefnZvkIbIKdJTUSKRtIYy 0O+/zYHNa8nQlvIxGZDMPy0zt7WhDVBjBDAseNVLm0HhuGwVJJQw4Jw+yGAv2OdlrC Lic3mj46g1tz0ohv5rR2w/rFdGVqEPgaGRQ/2oQEkXLZ2/K1ixc9Nz6tDAa81L/ciR sFzsAPFRIEhPwqgAqaQm2BUqIkZm5EggVT/vl8VGvH3z8pY76LhBuE5kAooGmKm8DE uq4zYNnYqghBA== Received: by mail-yb1-f198.google.com with SMTP id 203-20020a2502d4000000b006f94ab02400so18808144ybc.2 for ; Wed, 07 Dec 2022 05:18:50 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=cc:to:subject:message-id:date:from:in-reply-to:references :mime-version:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=TJPCP4AbYzmGzRRwQknWvZ7ec7wLffR2M+z5Bb6OJxQ=; b=HGHlp1UShusbDKvLWZ7efuyHxMWs40CjIx4dsP0GU2lHeUveYXDfgr4GaYSqwBVVaA lPAwQKf5ZUYP6FQvI1Bu3piqhyAbm7p1BMNi9o6BQY8z4mp9A23vMg7IDvQ0I4O9utG8 3gh1MxTC8ldx1WJuJKx+2Gedw6zTwfJHD48BpmjpKN68YBgHZrX5kxt0e4r03v90+u8c Og2WFFm2H33kyGjHLqS8XLevxHwnraB+mWS1Ogixg5CEVZ3wY7JHzyZoDTFVlJhVHHVQ rCAWbbSb48G2E7R+PtcyizucaQYIFZRwRSD6fHKAkS6wDmqrL9hGltjEIC62j1tsAS7q ltlg== X-Gm-Message-State: ANoB5pnA4vS3EpTg36P05NNANA5Mw0tXhu+xMDa7E5qsEt0V0X51whdA 8Q3e+W9bBlxeNi06jo1nA2gZKtT+0PekCyQUvnDPl40W+5DASYzDjYNZoyrJcAsjM4EboC/Jp11 1ykQcKvYBKdM5EihYxL4mjad5Wz91SOCrai0fKCTf7NPBHjv3AoSAPpDZVQ== X-Received: by 2002:a25:cacc:0:b0:703:7a54:1eb4 with SMTP id a195-20020a25cacc000000b007037a541eb4mr6402943ybg.92.1670419128748; Wed, 07 Dec 2022 05:18:48 -0800 (PST) X-Received: by 2002:a25:cacc:0:b0:703:7a54:1eb4 with SMTP id a195-20020a25cacc000000b007037a541eb4mr6402917ybg.92.1670419128448; Wed, 07 Dec 2022 05:18:48 -0800 (PST) MIME-Version: 1.0 References: <20221118011108.70715-1-hal.feng@starfivetech.com> <20221118011108.70715-3-hal.feng@starfivetech.com> <468b06ea-e314-ce51-7fe5-12b83032a382@linaro.org> <2a2cc5c9-650b-d2c8-f547-a2aadf5c7af4@starfivetech.com> In-Reply-To: <2a2cc5c9-650b-d2c8-f547-a2aadf5c7af4@starfivetech.com> From: Emil Renner Berthing Date: Wed, 7 Dec 2022 14:18:31 +0100 Message-ID: Subject: Re: [PATCH v2 2/5] dt-bindings: pinctrl: Add StarFive JH7110 sys pinctrl To: Jianlong Huang Cc: Krzysztof Kozlowski , Hal Feng , linux-riscv@lists.infradead.org, devicetree@vger.kernel.org, linux-gpio@vger.kernel.org, Conor Dooley , Palmer Dabbelt , Rob Herring , Krzysztof Kozlowski , Linus Walleij , linux-kernel@vger.kernel.org Content-Type: text/plain; charset="UTF-8" X-Spam-Status: No, score=-4.4 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_MED, SPF_HELO_NONE,SPF_PASS autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Mon, 28 Nov 2022 at 02:04, Jianlong Huang wrote: > > On 2022/11/21 16:43, Krzysztof Kozlowski wrote: > > On 18/11/2022 02:11, Hal Feng wrote: > >> From: Jianlong Huang > >> > >> Add pinctrl bindings for StarFive JH7110 SoC sys pinctrl controller. > >> > >> Signed-off-by: Jianlong Huang > >> Signed-off-by: Hal Feng > >> --- > >> .../pinctrl/starfive,jh7110-sys-pinctrl.yaml | 165 ++++++++++++++++++ > >> 1 file changed, 165 insertions(+) > >> create mode 100644 Documentation/devicetree/bindings/pinctrl/starfive,jh7110-sys-pinctrl.yaml > >> > >> diff --git a/Documentation/devicetree/bindings/pinctrl/starfive,jh7110-sys-pinctrl.yaml b/Documentation/devicetree/bindings/pinctrl/starfive,jh7110-sys-pinctrl.yaml > >> new file mode 100644 > >> index 000000000000..79623f884a9c > >> --- /dev/null > >> +++ b/Documentation/devicetree/bindings/pinctrl/starfive,jh7110-sys-pinctrl.yaml > >> @@ -0,0 +1,165 @@ > >> +# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause > >> +%YAML 1.2 > >> +--- > >> +$id: http://devicetree.org/schemas/pinctrl/starfive,jh7110-sys-pinctrl.yaml# > >> +$schema: http://devicetree.org/meta-schemas/core.yaml# > >> + > >> +title: StarFive JH7110 Sys Pin Controller > >> + > >> +description: | > >> + Bindings for the JH7110 RISC-V SoC from StarFive Technology Ltd. > >> + > >> + Out of the SoC's many pins only the ones named PAD_GPIO0 to PAD_GPIO63 > >> + can be multiplexed and have configurable bias, drive strength, > >> + schmitt trigger etc. > >> + Some peripherals have their I/O go through the 64 "GPIOs". This also > >> + includes a number of other UARTs, I2Cs, SPIs, PWMs etc. > >> + All these peripherals are connected to all 64 GPIOs such that > >> + any GPIO can be set up to be controlled by any of the peripherals. > >> + > >> +maintainers: > >> + - Jianlong Huang > >> + > >> +properties: > >> + compatible: > >> + const: starfive,jh7110-sys-pinctrl > >> + > >> + reg: > >> + maxItems: 1 > >> + > >> + reg-names: > >> + items: > >> + - const: control > > > > Why reg-names for one entry? Perhaps just drop it. > > Will fix, drop it. > > > > >> + > >> + clocks: > >> + maxItems: 1 > >> + > >> + resets: > >> + maxItems: 1 > >> + > >> + gpio-controller: true > >> + > >> + "#gpio-cells": > >> + const: 2 > >> + > >> + interrupts: > >> + maxItems: 1 > >> + description: The GPIO parent interrupt. > > > > Drop description, it's obvious. > > Will fix, drop it. > > > > >> + > >> + interrupt-controller: true > >> + > >> + "#interrupt-cells": > >> + const: 2 > >> + > >> +required: > >> + - compatible > >> + - reg > >> + - reg-names > >> + - clocks > >> + - gpio-controller > >> + - "#gpio-cells" > >> + - interrupts > >> + - interrupt-controller > >> + - "#interrupt-cells" > >> + > >> +patternProperties: > >> + '-[0-9]+$': > > > > Keep consistent quotes, either ' or " > > > > How do you differentiate hogs? The pattern is a bit unspecific. > > Will fix. > Keep consisitent quotes, use ' > > > > >> + type: object > >> + patternProperties: > >> + '-pins$': > >> + type: object > >> + description: | > >> + A pinctrl node should contain at least one subnode representing the > >> + pinctrl groups available on the machine. Each subnode will list the > >> + pins it needs, and how they should be configured, with regard to > >> + muxer configuration, system signal configuration, pin groups for > >> + vin/vout module, pin voltage, mux functions for output, mux functions > >> + for output enable, mux functions for input. > >> + > >> + properties: > >> + pinmux: > >> + description: | > >> + The list of GPIOs and their mux settings that properties in the > >> + node apply to. This should be set using the GPIOMUX macro. > >> + $ref: "/schemas/pinctrl/pinmux-node.yaml#/properties/pinmux" > > > > Drop quotes. > > Will fix, drop quotes. > > > > >> + > >> + bias-disable: true > >> + > >> + bias-pull-up: > >> + type: boolean > >> + > >> + bias-pull-down: > >> + type: boolean > >> + > >> + drive-strength: > >> + enum: [ 2, 4, 8, 12 ] > >> + > >> + input-enable: true > >> + > >> + input-disable: true > >> + > >> + input-schmitt-enable: true > >> + > >> + input-schmitt-disable: true > >> + > >> + slew-rate: > >> + maximum: 1 > >> + > >> + additionalProperties: false > >> + > >> + additionalProperties: false > >> + > >> +additionalProperties: false > >> + > >> +examples: > >> + - | > >> + #include > >> + #include > >> + #include > >> + > >> + soc { > > > > Use 4 spaces for example indentation. > > Will fix. > > > > >> + #address-cells = <2>; > >> + #size-cells = <2>; You can also drop these to lines.. > >> + > >> + gpio: gpio@13040000 { > >> + compatible = "starfive,jh7110-sys-pinctrl"; > >> + reg = <0x0 0x13040000 0x0 0x10000>; ..and then just make this reg = <0x13040000 0x10000>; > >> + reg-names = "control"; > >> + clocks = <&syscrg_clk JH7110_SYSCLK_IOMUX>; > >> + resets = <&syscrg_rst JH7110_SYSRST_IOMUX>; > >> + interrupts = <86>; > >> + interrupt-controller; > >> + #interrupt-cells = <2>; > >> + #gpio-cells = <2>; > >> + gpio-controller; > >> + status = "okay"; > > > > No status in examples. > > Will fix, drop it. > > > > >> + > >> + uart0_pins: uart0-0 { > >> + tx-pins { > >> + pinmux = ; > >> + bias-disable; > >> + drive-strength = <12>; > >> + input-disable; > >> + input-schmitt-disable; > >> + slew-rate = <0>; > >> + }; > >> + > >> + rx-pins { > >> + pinmux = ; > >> + bias-pull-up; > >> + drive-strength = <2>; > >> + input-enable; > >> + input-schmitt-enable; > >> + slew-rate = <0>; > >> + }; > >> + }; > >> + }; > >> + > >> + uart0 { > >> + pinctrl-names = "default"; > >> + pinctrl-0 = <&uart0_pins>; > >> + status = "okay"; > > > > Drop this node, useless. > > Will fix, drop this node. > > > > >> + }; > >> + }; > >> + > >> +... > > > > Best regards, > Jianlong Huang > >