Received: by 2002:a05:6358:d09b:b0:dc:cd0c:909e with SMTP id jc27csp3372220rwb; Fri, 9 Dec 2022 13:38:50 -0800 (PST) X-Google-Smtp-Source: AA0mqf6BfnH+66LgstnW3IHZKZl2f19tAoRtv1ua+pNBAoAQUsI9SOkOHOrV3t1r1rqLPNWe25cH X-Received: by 2002:a17:902:7c16:b0:188:f04e:6a72 with SMTP id x22-20020a1709027c1600b00188f04e6a72mr6925378pll.52.1670621930395; Fri, 09 Dec 2022 13:38:50 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1670621930; cv=none; d=google.com; s=arc-20160816; b=xGKmgwCbCepgET7/jkTVse9dIDP6rXeZ/Q+yQxg30NAQvpO0ic3yYTlyn0ErAJckgh eCY+qZmlziFWCU2Bh7d/4fvlTHt3KT/zAo+zwX66BOwCiWMlxRkvHtA9LAMXCeI71xIY E/7BlboaNlbO0mtkjch/I+ArqaDmlCn5iLbkmNPCNfuzJP/Rt2ZnMfFmZPIUBsQzaiYS GXjhual25YXouVPlC6990KL/HLRmeZHx46ZvIG2DwAc230nYUeKJDm/ObISK4ZNMocNd caYqRVJ3csprJaR0zDF8Qm8YSoPaAdG7i1HuDQ3WADegqo8rXkKwQ7yHf2/Bjc/8TR9v M00g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:in-reply-to:content-disposition:mime-version :references:message-id:subject:cc:to:from:dkim-signature:date; bh=CnVvyDm8QxAyajwUwqUqBUtv/4sqoRnfMoVGeE9EDJk=; b=NmpyegjTVjALduDWxBP4POuCQWpyUYhRyIZGwqesWEUjRxyWaufjAcjqK7XGbtgG7U B6x1dqxZNzuYxJlFFfRvpJNxLc7424pV+LkDdnG2j+zh/RbL+1BZYYGb9fMhIhXMzrI5 Z4FgCxHVKZ1bPtfUX1p33kNCoZr8CgNX03Rv41q/s2BN5Y9mazPeidrmEUkpjaMIGYJL A7aS5YZfNtA3F57qJMwtSOauVqWJOCYf5S89ZwufzOdsmr+1qyEBfZRqpboXMDqSRbvF AWb8+NvKNpbQ1Vv5MdGZ4+/b/unfl7630kI1HKPpGgIM+UE92YO2J1E3mlsVBxihALvL btAw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linux.dev header.s=key1 header.b=VvQSAgpV; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linux.dev Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id bj11-20020a170902850b00b00188b79ec70fsi2359495plb.581.2022.12.09.13.38.40; Fri, 09 Dec 2022 13:38:50 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@linux.dev header.s=key1 header.b=VvQSAgpV; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linux.dev Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229861AbiLIVWv (ORCPT + 74 others); Fri, 9 Dec 2022 16:22:51 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:56218 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229460AbiLIVWs (ORCPT ); Fri, 9 Dec 2022 16:22:48 -0500 Received: from out2.migadu.com (out2.migadu.com [IPv6:2001:41d0:2:aacc::]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id A263311A0C; Fri, 9 Dec 2022 13:22:46 -0800 (PST) Date: Fri, 9 Dec 2022 21:22:39 +0000 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linux.dev; s=key1; t=1670620964; h=from:from:reply-to:subject:subject:date:date:message-id:message-id: to:to:cc:cc:mime-version:mime-version:content-type:content-type: in-reply-to:in-reply-to:references:references; bh=CnVvyDm8QxAyajwUwqUqBUtv/4sqoRnfMoVGeE9EDJk=; b=VvQSAgpV2Gon3rwIJuMH4V8sDbw3cQo8amLdVLY5zVYp7r21DV6rHehDo5WkPqIJLtVGYB /NWJwK+KRAx7hIkdRzV2uvhrnyLn3Y8MrF0QAkZ2FSkgSomL4bJ8u49J/oHNwReUS8tuFY ikFbLS6qOT2Rg1QVR5KJsuBOq50ULKE= X-Report-Abuse: Please report any abuse attempt to abuse@migadu.com and include these headers. From: Oliver Upton To: Sean Christopherson Cc: Marc Zyngier , James Morse , Alexandru Elisei , Paolo Bonzini , Shuah Khan , linux-arm-kernel@lists.infradead.org, kvmarm@lists.cs.columbia.edu, kvm@vger.kernel.org, kvmarm@lists.linux.dev, Ricardo Koller , linux-kselftest@vger.kernel.org, linux-kernel@vger.kernel.org Subject: Re: [PATCH v2 4/7] KVM: selftests: Correctly initialize the VA space for TTBR0_EL1 Message-ID: References: <20221209015307.1781352-1-oliver.upton@linux.dev> <20221209015307.1781352-5-oliver.upton@linux.dev> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: X-Migadu-Flow: FLOW_OUT X-Spam-Status: No, score=-2.8 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_LOW,SPF_HELO_PASS, SPF_PASS autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Fri, Dec 09, 2022 at 08:45:01PM +0000, Sean Christopherson wrote: > On Fri, Dec 09, 2022, Oliver Upton wrote: > > An interesting feature of the Arm architecture is that the stage-1 MMU > > supports two distinct VA regions, controlled by TTBR{0,1}_EL1. As KVM > > selftests on arm64 only uses TTBR0_EL1, the VA space is constrained to > > [0, 2^(va_bits)). This is different from other architectures that > > allow for addressing low and high regions of the VA space from a single > > page table. > > > > KVM selftests' VA space allocator presumes the valid address range is > > split between low and high memory based the MSB, which of course is a > > poor match for arm64's TTBR0 region. > > > > Add a helper that correctly handles both addressing schemes with a > > comment describing each. > > > > Signed-off-by: Oliver Upton > > --- > > Thanks much! Looks awesome, especially the comment! > > Reviewed-by: Sean Christopherson ty! > > .../selftests/kvm/include/kvm_util_base.h | 1 + > > tools/testing/selftests/kvm/lib/kvm_util.c | 49 ++++++++++++++++--- > > 2 files changed, 44 insertions(+), 6 deletions(-) > > > > diff --git a/tools/testing/selftests/kvm/include/kvm_util_base.h b/tools/testing/selftests/kvm/include/kvm_util_base.h > > index 6cd86da698b3..b193863d754f 100644 > > --- a/tools/testing/selftests/kvm/include/kvm_util_base.h > > +++ b/tools/testing/selftests/kvm/include/kvm_util_base.h > > @@ -103,6 +103,7 @@ struct kvm_vm { > > struct sparsebit *vpages_mapped; > > bool has_irqchip; > > bool pgd_created; > > + bool has_split_va_space; > > vm_paddr_t ucall_mmio_addr; > > vm_paddr_t pgd; > > vm_vaddr_t gdt; > > diff --git a/tools/testing/selftests/kvm/lib/kvm_util.c b/tools/testing/selftests/kvm/lib/kvm_util.c > > index a256ec67aff6..53d15f32f220 100644 > > --- a/tools/testing/selftests/kvm/lib/kvm_util.c > > +++ b/tools/testing/selftests/kvm/lib/kvm_util.c > > @@ -186,6 +186,43 @@ const struct vm_guest_mode_params vm_guest_mode_params[] = { > > _Static_assert(sizeof(vm_guest_mode_params)/sizeof(struct vm_guest_mode_params) == NUM_VM_MODES, > > "Missing new mode params?"); > > > > +/* > > + * Initializes vm->vpages_valid to match the canonical VA space of the > > + * architecture. > > + * > > + * Most architectures split the range addressed by a single page table into a > > + * low and high region based on the MSB of the VA. On architectures with this > > + * behavior the VA region spans [0, 2^(va_bits - 1)), [-(2^(va_bits - 1), -1]. > > + * > > + * arm64 is a bit different from the rest of the crowd, as the low and high > > + * regions of the VA space are addressed by distinct paging structures > > + * (TTBR{0,1}_EL1). > > Oooh, they're different CR3s in x86 terminology? Right, we can have two active table roots at any given time, each mapping their own portion of the address space. -- Thanks, Oliver