Received: by 2002:a05:6358:d09b:b0:dc:cd0c:909e with SMTP id jc27csp7122545rwb; Mon, 12 Dec 2022 10:18:17 -0800 (PST) X-Google-Smtp-Source: AA0mqf6kgNwbPqE74DnFT9lf5HrJSNz1ryWkylwNMXs5JZiuipYaRkirCps7F9em39Kewxk1SAEV X-Received: by 2002:a62:1a8a:0:b0:56e:9a2c:152b with SMTP id a132-20020a621a8a000000b0056e9a2c152bmr17198596pfa.24.1670869097173; Mon, 12 Dec 2022 10:18:17 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1670869097; cv=none; d=google.com; s=arc-20160816; b=nYaF7v5/CJs6u9uxlp7rzSe0HvDy12ePn4CcWoPvPYBzQg5C+x8G6rjefuEDzg2aT9 YJRAOXkjM5YVcnCql+5m+yeDHjEt96bZI+1V9bRXcdRu720cX3xLvbdt3lmMqrVS7CtD Pm9jook0WZYX6XJAPyCIrc4k5LW9azQjoKKSgaU/W9nijaH/5QJOAD4qe+aJK9JES31Z XxHzVfcj0wlVEAvQiGFrGU08kMLb7Vojul9A8oqHdtr2sPRrddfWdhZlh45NeaqfQ6nW u/a4KRcpV08/hfboYOHGdKaNkWwDlx3Z2n3gFk3j7zbhYirbaM3vfLkgf8prjFLbnUNS dpVg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:dkim-signature; bh=MsnaVNQZa+bH87IGKD3eNLndnfCgVPoadhiR+NchvNE=; b=pai79wJo5oG5Z/QkogHZJPF7RUolcd8/RNmacx7ImxFj3gy3ZAy1xDDTNzrMx8DWTn JKMqJQwylNZli/KgoMyi1ym46qhuyQkT/vSLB6OXcS4cPkuIt044zXNvnI9z6FVAnDFS 7SOaMSG0HbzHsJtfyVOYMALr14v50PRSa1TxVA3eSzNM/+iV2oE9ydzUkUwXAy9SUxDP aC4QWNKM1Kx7Vi7cxKx0H3IRFltORuwnX2fr0lVCyjEQEgjuV08onIOWqY3uzYhgI/Yv a/IX17OxSkvLv8r/4uNecDpfFVqYkD/uRaxRtqexGK1dZJc1TujL9FhH8W9gCLpfE0fj Nd5A== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@sifive.com header.s=google header.b=MT58fo+A; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id t203-20020a635fd4000000b0047872f423a5si10021828pgb.830.2022.12.12.10.18.07; Mon, 12 Dec 2022 10:18:17 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@sifive.com header.s=google header.b=MT58fo+A; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S233126AbiLLSIx (ORCPT + 75 others); Mon, 12 Dec 2022 13:08:53 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:33786 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S233271AbiLLSIN (ORCPT ); Mon, 12 Dec 2022 13:08:13 -0500 Received: from mail-wm1-x336.google.com (mail-wm1-x336.google.com [IPv6:2a00:1450:4864:20::336]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id C9CF121A4 for ; Mon, 12 Dec 2022 10:07:42 -0800 (PST) Received: by mail-wm1-x336.google.com with SMTP id ja4-20020a05600c556400b003cf6e77f89cso10100988wmb.0 for ; Mon, 12 Dec 2022 10:07:42 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=sifive.com; s=google; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to; bh=MsnaVNQZa+bH87IGKD3eNLndnfCgVPoadhiR+NchvNE=; b=MT58fo+ATFwyk3UB1TFDLScBKvBdngb9oD90Zf8vqqvtOuqyd99P5DB/6HSLC/k1FK s8e5ZSr2YOf2rZpDKdRtmujoDYCTHOQmKo3x4IUb+RGcv1OKXogUN0uosW1tbZ77FIvM A3rL97Yu2DvehEAOBsg6ajZcxFsAIl/vJf7ax9MBPYkl6Wb9FVLSBHZeFTXJJfjjRIge dJgSkpAAiD0F+k4D5eNxeMKWlsYbeHcHyOZDjCGuyG+98ahJ6AApDER7xde9xo1jVGbG HHlDmO9vnVgR882LgOKyeYzuqrVBJNXudtHhYAqyp39K10HQRCrg9l3X1qMdFYXG7gA/ kHUA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=MsnaVNQZa+bH87IGKD3eNLndnfCgVPoadhiR+NchvNE=; b=HGQpLJQVqKb6nt9cqmiZBLmjqz7XMmZG2nrkNnB9AjGHqSRbO3InQhq3kQp1gtEV9h rQ5mV5+hBANhDIL+Ks3iIIg5UIr7efWtLmQ0FFbgg9nKH8t/hTfts9BAJx/+iQl3QnDg LPQQfv1Vh9pksXcfogZApHJ6pdFfg91VurX4XxspwrbhUPNK9+zam14M/717dFdomTv6 SOgKnmJDJ1xKUe4mmsco4MYQwY4xLdOl4RC80x98jTMOiHek1jaS7yToA5IwZ9LLjZIh VXzCAmujMjnKNIcv2w/aWfegs4zNvzZ9iXRY2h6qHixn0ISotsVQUYrJFzyGrnbRStYQ 4QTA== X-Gm-Message-State: ANoB5pmWAAAEjvy8Yc94ZKpYkVG9u8DD0zf4+up6oEN2+uvHbezuZNoj qnrTv0CCTMWGh7yBT4NXIkUIEQ== X-Received: by 2002:a05:600c:1c21:b0:3d0:6ef9:9f2c with SMTP id j33-20020a05600c1c2100b003d06ef99f2cmr13333276wms.16.1670868461400; Mon, 12 Dec 2022 10:07:41 -0800 (PST) Received: from localhost.localdomain (host-78-150-37-98.as13285.net. [78.150.37.98]) by smtp.gmail.com with ESMTPSA id t123-20020a1c4681000000b003a3170a7af9sm10156808wma.4.2022.12.12.10.07.40 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 12 Dec 2022 10:07:40 -0800 (PST) From: Sudip Mukherjee To: Serge Semin , Mark Brown , Rob Herring , Krzysztof Kozlowski Cc: jude.onyenegecha@sifive.com, ben.dooks@sifive.com, jeegar.lakhani@sifive.com, linux-spi@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Sudip Mukherjee Subject: [PATCH v2 00/15] Add support for enhanced SPI for Designware SPI controllers Date: Mon, 12 Dec 2022 18:07:17 +0000 Message-Id: <20221212180732.79167-1-sudip.mukherjee@sifive.com> X-Mailer: git-send-email 2.30.2 MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_NONE, SPF_HELO_NONE,SPF_PASS autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org The is v2 of the patch series adding enhanced SPI support. Some Synopsys SSI controllers support enhanced SPI which includes Dual mode, Quad mode and Octal mode. DWC_ssi includes clock stretching feature in enhanced SPI modes which can be used to prevent FIFO underflow and overflow conditions while transmitting or receiving the data respectively. This is almost a complete rework based on the review from Serge. -- Regards Sudip Sudip Mukherjee (15): spi: dw: Introduce spi_frf and STD_SPI spi: dw: update NDF while using enhanced spi mode spi: dw: update SPI_CTRLR0 register spi: dw: add check for support of enhanced spi spi: dw: Introduce enhanced mem_op spi: dw: Introduce dual/quad/octal spi spi: dw: send cmd and addr to start the spi transfer spi: dw: update irq setup to use multiple handler spi: dw: use irq handler for enhanced spi spi: dw: Calculate Receive FIFO Threshold Level spi: dw: adjust size of mem_op spi: dw: Add retry for enhanced spi mode spi: dw: detect enhanced spi mode spi: dt-bindings: snps,dw-ahb-ssi: Add generic dw-ahb-ssi version spi: dw: initialize dwc-ssi controller .../bindings/spi/snps,dw-apb-ssi.yaml | 1 + drivers/spi/spi-dw-core.c | 347 +++++++++++++++++- drivers/spi/spi-dw-mmio.c | 1 + drivers/spi/spi-dw.h | 27 ++ 4 files changed, 364 insertions(+), 12 deletions(-) -- 2.30.2