Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20;
Date:   Tue, 13 Dec 2022 10:46:38 +0800
From:   Chester Lin <clin@suse.com>
To:     Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
Cc:     Andreas =?iso-8859-1?Q?F=E4rber?= <afaerber@suse.de>,
        "David S. Miller" <davem@davemloft.net>,
        Eric Dumazet <edumazet@google.com>,
        Jakub Kicinski <kuba@kernel.org>,
        Paolo Abeni <pabeni@redhat.com>,
        Rob Herring <robh+dt@kernel.org>,
        Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>,
        Jan Petrous <jan.petrous@nxp.com>,
        Andrew Lunn <andrew@lunn.ch>,
        Alexandre Torgue <alexandre.torgue@foss.st.com>,
        Giuseppe Cavallaro <peppe.cavallaro@st.com>,
        Jose Abreu <joabreu@synopsys.com>, netdev@vger.kernel.org,
        s32@nxp.com, devicetree@vger.kernel.org,
        linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org,
        Matthias Brugger <mbrugger@suse.com>,
        ghennadi.procopciuc@oss.nxp.com
Subject: Re: [PATCH v2 2/5] dt-bindings: net: add schema for NXP S32CC dwmac
 glue driver
Message-ID: <Y5fnjhugp8cQSzwM@linux-8mug>
References: <20221128054920.2113-1-clin@suse.com>
 <20221128054920.2113-3-clin@suse.com>
 <4a7a9bf7-f831-e1c1-0a31-8afcf92ae84c@linaro.org>
 <560c38a5-318a-7a72-dc5f-8b79afb664ca@suse.de>
 <9778695f-f8a9-e361-e28f-f99525c96689@linaro.org>
 <Y42jqDiiq+rOurV+@linux-8mug>
 <3908e923-a063-0377-1854-ccbb3ecc704d@linaro.org>
Content-Type: text/plain; charset=us-ascii
Content-Disposition: inline
In-Reply-To: <3908e923-a063-0377-1854-ccbb3ecc704d@linaro.org>
MIME-Version: 1.0
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0: =?us-ascii?Q?p9loAS5ED5HYnqGz2UEfk37mfpdK/FJcvng4m5vlCQxD4zSMPn0CHacLVnUa?=
 =?us-ascii?Q?QMTmVCpFaoP2bZVorJW+HWzCSc8w2kM53BBhFSZER+y9FeXyEDf5/XXazduR?=
 =?us-ascii?Q?u3IXF9IQuhBc2lYMNjUhjVt+S85Oj0Xr6DyAG0bEGZ6sQabicgttYCbACY4B?=
 =?us-ascii?Q?3PiMWuHQRwKN4c4dUyYLENqdYbQ6dqckYt0f6mE8wqZhTCOg2ZJkera8Um1s?=
 =?us-ascii?Q?uSqaXfgsW7lHIznTrU3xFaTekTy7+1h1Zdto20sNalGRx9lbgEdoC0PjiRd8?=
 =?us-ascii?Q?tqp/yJVA8HWY5SGu7ZltqPV3RCETt4JhvxenCoNblkhZoY19IBHvjgGG1nRk?=
 =?us-ascii?Q?XHGM6/L74A/cIND7ACz5Vnxy+hDJ8GSgKSbo+pJ0MZAiiI0ADwTCc9/SSTby?=
 =?us-ascii?Q?02ExuOHbGyi09wWNksLE+izmCTF6FTkjvz0V5kojMSDzStF0jsmJitRsOchJ?=
 =?us-ascii?Q?FS1Y8Dhy9OKMbzWfll3Qea1vCBMc4a1nfyeIx7UO54E84JPuCGVEzcVGEsll?=
 =?us-ascii?Q?tAxi76lViPXZKJ1SKQWTwAxnpe+3CJoRUtc1kBJ2Rel/0OOw7eL+rhuVNANw?=
 =?us-ascii?Q?OczcPNlAMJPhjth465JKScrIy5WotxQdEUswY6FB50Mk4q0YOkY7RSqcBh0V?=
 =?us-ascii?Q?tpCXrzYz+UYo2iSKTc8XpF8l10PFcchTqQ0EiiCEvTWb0ck4vJBt5s6oubdb?=
 =?us-ascii?Q?UhZ0jGpwlKaMyS5myJCRZx7vEAF+SosDb+SmzvHxsaJ6yk8pPYqezA1NMrKc?=
 =?us-ascii?Q?ovzNkpGlpc90AZjPJvsDMIwsmEhgR7FqWgQTIheXVOcqXQKPcJ46okORB+Nz?=
 =?us-ascii?Q?3gFb9uabEO9ilXSu2P5V0+pERYZMjOVf2XCJFT7MGQJWJWx3SPSdsiuX5gwI?=
 =?us-ascii?Q?xVzfCLCLqT8U1uscJ81WdrRkQj2OJQ5S8himNst0klYmkCx6fEKRWbKT/UoJ?=
 =?us-ascii?Q?YV4D1F/tXbYLph6X0nDQJeq82kHNEtauLiFLYv69/XsNHemGRDsOOSLxe3AD?=
 =?us-ascii?Q?ZAXq+Q/gZDRrD1QVfelDCATDIzOj5vEmglNQJcbSzNW2uHBPkQRIHZ9owpzJ?=
 =?us-ascii?Q?vY715clUKjwgcMYq4H6QELEXQzRQ9XXcix9FUzo2ONtQWRK+KE6UpQUmFLuK?=
 =?us-ascii?Q?/9NWybtdzK4eP2eu7W085VfyzU03IWSrfkkV7toGHPG37iIon94PrfFIbqA7?=
 =?us-ascii?Q?YJgibljWIYPhv311PdoJbgOXWDtTU13NYLql+SPeQFC9vxtTUp8ay8sJuqSS?=
 =?us-ascii?Q?XxBLBmido95F3egr//KMSLM05FIsspj4ri56YCvoiAH807M8EQjrzbH5HQV5?=
 =?us-ascii?Q?y8nFM6uvp0UbGRhu/SGPj54rAv0kdvbfIt9Avh9kUwPUuVBIhHiBtcZI9lVS?=
 =?us-ascii?Q?FugBvMoPT+AcGDuOSTVGo7TTLrkuL1JM3/zkGkEkwzpMTBIhi9ZTGDVEOR69?=
 =?us-ascii?Q?U7RXeaRsoPhk7RUG23bXgzjfR3v3qE2X1xL93VpoLW3tyk1dOc73V9vlXgJ2?=
 =?us-ascii?Q?VYst1/p64CmQ9sr8pQdFS0ambwiKW7rxDNufhDWs1gEjpzdzi+NA0QoOO9I0?=
 =?us-ascii?Q?QnDMQMkAAqifd8QaNTA=3D?=
X-OriginatorOrg: suse.com
X-MS-Exchange-CrossTenant-Network-Message-Id: 73da0a50-dffd-4b72-e7dc-08dadcb44c09
X-MS-Exchange-CrossTenant-AuthSource: VI1PR0402MB3439.eurprd04.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 13 Dec 2022 02:46:56.6005
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: f7a17af6-1c5c-4a36-aa8b-f5be247aa4ba
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: vraDW7hgaJbnNuaFuZBg9MtYjNvp968u7vaA3+VmKKXLgMeHbh+SNYyvlsIYeqne
X-MS-Exchange-Transport-CrossTenantHeadersStamped: AM9PR04MB7652
X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED,
        DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_NONE,
        RCVD_IN_MSPIKE_H2,SPF_HELO_PASS,SPF_PASS autolearn=ham
        autolearn_force=no version=3.4.6
X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on
        lindbergh.monkeyblade.net
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

Hi Krzysztof,

Sorry for the late reply.

On Mon, Dec 05, 2022 at 09:55:40AM +0100, Krzysztof Kozlowski wrote:
> On 05/12/2022 08:54, Chester Lin wrote:
> >>>>> +examples:
> >>>>> +  - |
> >>>>> +    #include <dt-bindings/interrupt-controller/arm-gic.h>
> >>>>> +    #include <dt-bindings/interrupt-controller/irq.h>
> >>>>> +
> >>>>> +    #define S32GEN1_SCMI_CLK_GMAC0_AXI
> >>>>> +    #define S32GEN1_SCMI_CLK_GMAC0_TX_PCS
> >>>>> +    #define S32GEN1_SCMI_CLK_GMAC0_TX_RGMII
> >>>>> +    #define S32GEN1_SCMI_CLK_GMAC0_TX_RMII
> >>>>> +    #define S32GEN1_SCMI_CLK_GMAC0_TX_MII
> >>>>> +    #define S32GEN1_SCMI_CLK_GMAC0_RX_PCS
> >>>>> +    #define S32GEN1_SCMI_CLK_GMAC0_RX_RGMII
> >>>>> +    #define S32GEN1_SCMI_CLK_GMAC0_RX_RMII
> >>>>> +    #define S32GEN1_SCMI_CLK_GMAC0_RX_MII
> >>>>> +    #define S32GEN1_SCMI_CLK_GMAC0_TS
> >>>>
> >>>> Why defines? Your clock controller is not ready? If so, just use raw
> >>>> numbers.
> >>>
> >>> Please compare v1: There is no Linux-driven clock controller here but 
> >>> rather a fluid SCMI firmware interface. Work towards getting clocks into 
> >>> a kernel-hosted .dtsi was halted in favor of (downstream) TF-A, which 
> >>> also explains the ugly examples here and for pinctrl.
> >>
> >> This does not explain to me why you added defines in the example. Are
> >> you saying these can change any moment?
> >>
> > 
> > Actually these GMAC-related SCMI clock IDs changed once in NXP's downstream TF-A,
> > some redundant TS clock IDs were removed and the rest of clock IDs were all moved
> > forward. 
> 
> This is not accepted. Your downstream TF-A cannot change bindings. As an
> upstream contributor you should push this back and definitely not try to
> upstream such approach.
> 
> > Apart from GMAC-related IDs, some other clock IDs were also appended
> > in both base-clock IDs and platform-specific clock IDs [The first plat ID =
> > The last base ID + 1]. Due to the current design of the clk-scmi driver and the
> > SCMI clock protocol, IIUC, it's better to keep all clock IDs in sequence without
> > a blank in order to avoid query miss, which could affect the probe speed.
> 
> You miss here broken ABI! Any change in IDs causes all DTBs to be
> broken. Downstream, upstream, other projects, everywhere.
> 
> Therefore thank you for clarifying that we need to be more careful about
> stuff coming from (or for) NXP. Here you need to drop all defines and
> all your patches must assume the ID is fixed. Once there, it's
> unchangeable without breaking the ABI.
> 

Please accept my apologies for submitting these bad patches. We were just
confused since we thought that this approach might be acceptable because
there were some similar examples got merged in the kernel tree:

https://elixir.bootlin.com/linux/latest/source/Documentation/devicetree/bindings/net/intel,dwmac-plat.yaml#L57
https://elixir.bootlin.com/linux/latest/source/Documentation/devicetree/bindings/usb/intel,keembay-dwc3.yaml#L55
https://elixir.bootlin.com/linux/latest/source/Documentation/devicetree/bindings/sound/intel,keembay-i2s.yaml#L73
https://elixir.bootlin.com/linux/latest/source/Documentation/devicetree/bindings/pwm/intel,keembay-pwm.yaml#L39
https://elixir.bootlin.com/linux/latest/source/Documentation/devicetree/bindings/watchdog/intel,keembay-wdt.yaml#L46
https://elixir.bootlin.com/linux/latest/source/Documentation/devicetree/bindings/pci/intel,keembay-pcie.yaml#L75
https://elixir.bootlin.com/linux/latest/source/Documentation/devicetree/bindings/mmc/arasan,sdhci.yaml#L282

The defines in these yaml files are not actually referred by kernel DTs or
drivers so I assume that they should be provided by firmware as pure integer
numbers and the clk-scmi driver should just take them to ask firmware for doing
clk stuff.

Regards,
Chester

> Best regards,
> Krzysztof
>