Received: by 2002:a05:6358:d09b:b0:dc:cd0c:909e with SMTP id jc27csp748666rwb; Wed, 14 Dec 2022 02:11:29 -0800 (PST) X-Google-Smtp-Source: AA0mqf7gKqZGlWS2lxPhZyI8nk/wRzRx+Sbj8qDmgNfIezKPHdGV7yrIadK9wNneBEZlWzivMUme X-Received: by 2002:a17:903:24a:b0:189:cb96:1529 with SMTP id j10-20020a170903024a00b00189cb961529mr27572753plh.44.1671012689464; Wed, 14 Dec 2022 02:11:29 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1671012689; cv=none; d=google.com; s=arc-20160816; b=m60i6FKJ9FYQjhmze5+z5x/gafnwIRgUZ8b1k8oFvKBfXuGMGaKFIBS73ZBe9+N3CS q1CB4FcsMGKPyonl3brWx0Wj3UL5tLnqD12iLq2YOQITDqABXPEEj0kN78CPrStWkwJE 5t0H5IUis181uO81u9YEQUbcMaUs8Qy2+9M5ZRNmgGaOYUc1BWBPxMY8CfxHuW+bZQIr kbiUsJvkzPw9wQpgUQwI3+NVdvnJQQwyYrxgSe2AVz4Q/vfknP+MU7tNWF5PYR2AHbgV f+7rqOyDloPxWS//bAPCN7BduLE0ZzQqLKIdp8tSyDfuvq/4pwzxUVKW0Xqfq6OIHSPO Bgpg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:to:content-transfer-encoding:mime-version :message-id:date:subject:cc:from:dkim-signature; bh=TGKonjtUK5wBQAT2Y8mAgZERlVAVXcLHlx6PfBSpoEE=; b=LimEraZJbCjeINanv0DurRS6C84XJrGj2sAjOIOKNDp6dxk20reI0c16yDpIbTy/3k 5bV1ZNTvjZu/YIKBTW44TUCbgOwCGQ2FdijMdD0+8dB7jZUs63F54tGIYpqY/tmwISJU 4Ce1iDOuYBwSm49y7bSEC0h5zc6/m5vK3H/i8ty2lMW/E5+Cd3XgkMJ6FYj/BTux9Dsq FFJOtt/L8DzoPeBfqRNvxnwAm6/2UWd+OwFPY7wC5L6sYmornt8We/w6SSAS3Jtawl9n nNnHLxs3jW8QTa3pwMxum04m1Yu9QLr1UdmOP43AaZ5QdKx85QXoLJQ6C0iDPy03Z7tu /m5A== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@mint.lgbt header.s=dkim header.b=NJGUE+Ua; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id g17-20020a170902e39100b00189697e2433si2106250ple.537.2022.12.14.02.11.20; Wed, 14 Dec 2022 02:11:29 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=fail header.i=@mint.lgbt header.s=dkim header.b=NJGUE+Ua; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S237866AbiLNJeF (ORCPT + 70 others); Wed, 14 Dec 2022 04:34:05 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:45578 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S237852AbiLNJeB (ORCPT ); Wed, 14 Dec 2022 04:34:01 -0500 Received: from amity.mint.lgbt (vmi888983.contaboserver.net [149.102.157.145]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 81BA59589 for ; Wed, 14 Dec 2022 01:34:00 -0800 (PST) Received: from amity.mint.lgbt (mx.mint.lgbt [127.0.0.1]) by amity.mint.lgbt (Postfix) with ESMTP id 4NX9D6704Dz1S5Cp for ; Wed, 14 Dec 2022 04:33:58 -0500 (EST) Authentication-Results: amity.mint.lgbt (amavisd-new); dkim=pass (2048-bit key) reason="pass (just generated, assumed good)" header.d=mint.lgbt DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=mint.lgbt; h= content-transfer-encoding:mime-version:x-mailer:message-id:date :subject:to:from; s=dkim; t=1671010438; x=1671874439; bh=+4eI0BR yErHUQAcVy7S9osoMtm4H8W2qLOP03Y0Xnss=; b=NJGUE+Ua9zbQR6hPluyKHpd r95fOcgWsaG6tDFR6pkJpQy0W2aUz0Hahha/73Wm0JMKI9jAl6pMB/cwGCSW5oSr yveU223alxRHIwn/3KA79zmbFhETb4/gmVew1o6efM53gzVeNbtRGcGCeXq9Mnsz UqIKCQQxUn2wptJcdv6+e/H9Uuriq9diU8zec2pfA8J8gmcylDWc4P7++/3nBXZr g7VvnqqT6FNDxbnqE9vtS+B+ZNT+TCFsdBkO4FyehSvyW+I+UqzdnwLnb/ZOeriP w/sMvbEGTfGDSYanh8G9qKryc5avM1B57Rv0kQHMW0obcLkkSmXAsw8MdfIPOEA= = X-Virus-Scanned: amavisd-new at amity.mint.lgbt Received: from amity.mint.lgbt ([127.0.0.1]) by amity.mint.lgbt (amity.mint.lgbt [127.0.0.1]) (amavisd-new, port 10026) with ESMTP id PRDeVlhCfIfp for ; Wed, 14 Dec 2022 04:33:58 -0500 (EST) Received: from dorothy.. (unknown [190.196.92.66]) by amity.mint.lgbt (Postfix) with ESMTPSA id 4NX9D01JJ5z1S52g; Wed, 14 Dec 2022 04:33:51 -0500 (EST) From: Lux Aliaga Cc: Lux Aliaga , Andy Gross , Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Kees Cook , Anton Vorontsov , Colin Cross , Tony Luck , linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH 4/4] arm64: dts: qcom: sm6125: Initial support for xiaomi-laurel_sprout Date: Wed, 14 Dec 2022 06:33:41 -0300 Message-Id: <20221214093342.153479-1-they@mint.lgbt> X-Mailer: git-send-email 2.38.1 MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,SPF_HELO_NONE,SPF_PASS autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net To: unlisted-recipients:; (no To-header on input) Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This commit implements support for the Xiaomi Mi A3 (xiaomi-laurel_sprout). Here's a summary on what's working. - dmesg output to bootloader preconfigured display - USB - UFS - SMD RPM regulators Signed-off-by: Lux Aliaga --- arch/arm64/boot/dts/qcom/Makefile | 1 + .../dts/qcom/sm6125-xiaomi-laurel_sprout.dts | 251 ++++++++++++++++++ 2 files changed, 252 insertions(+) create mode 100644 arch/arm64/boot/dts/qcom/sm6125-xiaomi-laurel_sprout.= dts diff --git a/arch/arm64/boot/dts/qcom/Makefile b/arch/arm64/boot/dts/qcom= /Makefile index d7669a7cee9f..7b4fbb4cbb84 100644 --- a/arch/arm64/boot/dts/qcom/Makefile +++ b/arch/arm64/boot/dts/qcom/Makefile @@ -140,6 +140,7 @@ dtb-$(CONFIG_ARCH_QCOM) +=3D sdm845-shift-axolotl.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D sdm850-lenovo-yoga-c630.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D sdm850-samsung-w737.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D sm6125-sony-xperia-seine-pdx201.dtb +dtb-$(CONFIG_ARCH_QCOM) +=3D sm6125-xiaomi-laurel_sprout.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D sm6350-sony-xperia-lena-pdx213.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D sm7225-fairphone-fp4.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D sm8150-hdk.dtb diff --git a/arch/arm64/boot/dts/qcom/sm6125-xiaomi-laurel_sprout.dts b/a= rch/arm64/boot/dts/qcom/sm6125-xiaomi-laurel_sprout.dts new file mode 100644 index 000000000000..edc5f13bae28 --- /dev/null +++ b/arch/arm64/boot/dts/qcom/sm6125-xiaomi-laurel_sprout.dts @@ -0,0 +1,251 @@ +// SPDX-License-Identifier: BSD-3-Clause +/* + * Copyright (c) 2022, Lux Aliaga + */ + +/dts-v1/; + +#include "sm6125.dtsi" +#include +#include +#include + +/ { + /* required for bootloader to select correct board */ + qcom,msm-id =3D <0x18a 0x00>; /* sm6125 v1 */ + qcom,board-id =3D <0x0b 0x00>; + + model =3D "Xiaomi Mi A3"; + compatible =3D "xiaomi,laurel_sprout", "qcom,sm6125"; + chassis-type =3D "handset"; + + chosen { + #address-cells =3D <2>; + #size-cells =3D <2>; + ranges; + + framebuffer0: framebuffer@5c000000 { + compatible =3D "simple-framebuffer"; + reg =3D <0 0x5c000000 0 (1560 * 720 * 4)>; + width =3D <720>; + height =3D <1560>; + stride =3D <(720 * 4)>; + format =3D "a8r8g8b8"; + }; + }; + + extcon_usb: extcon-usb { + compatible =3D "linux,extcon-usb-gpio"; + id-gpio =3D <&tlmm 102 GPIO_ACTIVE_HIGH>; + }; + + reserved_memory { + #address-cells =3D <2>; + #size-cells =3D <2>; + debug_mem: memory@ffb00000 { + reg =3D <0x0 0xffb00000 0x0 0xc0000>; + no-map; + }; + + last_log_mem: memory@ffbc0000 { + reg =3D <0x0 0xffbc0000 0x0 0x80000>; + no-map; + }; + + pstore_mem: ramoops@ffc00000 { + compatible =3D "ramoops"; + reg =3D <0x0 0xffc40000 0x0 0xc0000>; + record-size =3D <0x1000>; + console-size =3D <0x40000>; + msg-size =3D <0x20000 0x20000>; + }; + + cmdline_mem: memory@ffd00000 { + reg =3D <0x0 0xffd40000 0x0 0x1000>; + no-map; + }; + }; +}; + +&rpm_requests { + regulators-0 { + compatible =3D "qcom,rpm-pm6125-regulators"; + + vreg_s6a: s6 { + regulator-min-microvolt =3D <936000>; + regulator-max-microvolt =3D <1422000>; + }; + + vreg_l1a: l1 { + regulator-min-microvolt =3D <1200000>; + regulator-max-microvolt =3D <1256000>; + }; + + vreg_l2a: l2 { + regulator-min-microvolt =3D <1000000>; + regulator-max-microvolt =3D <1056000>; + }; + + vreg_l3a: l3 { + regulator-min-microvolt =3D <1000000>; + regulator-max-microvolt =3D <1064000>; + }; + + vreg_l4a: l4 { + regulator-min-microvolt =3D <872000>; + regulator-max-microvolt =3D <976000>; + }; + + vreg_l5a: l5 { + regulator-min-microvolt =3D <1648000>; + regulator-max-microvolt =3D <3104000>; + }; + + vreg_l6a: l6 { + regulator-min-microvolt =3D <576000>; + regulator-max-microvolt =3D <656000>; + }; + + vreg_l7a: l7 { + regulator-min-microvolt =3D <872000>; + regulator-max-microvolt =3D <976000>; + }; + + vreg_l8a: l8 { + regulator-min-microvolt =3D <400000>; + regulator-max-microvolt =3D <728000>; + }; + + vreg_l9a: l9 { + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1896000>; + }; + + vreg_l10a: l10 { + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1896000>; + }; + + vreg_l11a: l11 { + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1952000>; + }; + + vreg_l12a: l12 { + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1996000>; + }; + + vreg_l13a: l13 { + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1832000>; + }; + + vreg_l14a: l14 { + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1904000>; + }; + + vreg_l15a: l15 { + regulator-min-microvolt =3D <3104000>; + regulator-max-microvolt =3D <3232000>; + }; + + vreg_l16a: l16 { + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1904000>; + }; + + vreg_l17a: l17 { + regulator-min-microvolt =3D <1248000>; + regulator-max-microvolt =3D <1304000>; + }; + + vreg_l18a: l18 { + regulator-min-microvolt =3D <1200000>; + regulator-max-microvolt =3D <1264000>; + }; + + vreg_l19a: l19 { + regulator-min-microvolt =3D <1648000>; + regulator-max-microvolt =3D <2952000>; + }; + + vreg_l20a: l20 { + regulator-min-microvolt =3D <1648000>; + regulator-max-microvolt =3D <2952000>; + }; + + vreg_l21a: l21 { + regulator-min-microvolt =3D <2600000>; + regulator-max-microvolt =3D <2856000>; + }; + + vreg_l22a: l22 { + regulator-min-microvolt =3D <2944000>; + regulator-max-microvolt =3D <3304000>; + }; + + vreg_l23a: l23 { + regulator-min-microvolt =3D <3000000>; + regulator-max-microvolt =3D <3400000>; + }; + + vreg_l24a: l24 { + regulator-min-microvolt =3D <2944000>; + regulator-max-microvolt =3D <3304000>; + }; + }; +}; + +&hsusb_phy1 { + status =3D "okay"; +}; + + +&sdc2_off_state { + sd-cd { + pins =3D "gpio98"; + bias-disable; + drive-strength =3D <2>; + }; +}; + +&sdc2_on_state { + sd-cd { + pins =3D "gpio98"; + bias-pull-up; + drive-strength =3D <2>; + }; +}; + +&ufs_mem_hc { + vcc-supply =3D <&vreg_l24a>; + vccq2-supply =3D <&vreg_l11a>; + vcc-max-microamp =3D <600000>; + vccq2-max-microamp =3D <600000>; + + status =3D "okay"; +}; + +&ufs_mem_phy { + vdda-phy-supply =3D <&vreg_l4a>; + vdda-pll-supply =3D <&vreg_l10a>; + vdda-phy-max-microamp =3D <51400>; + vdda-pll-max-microamp =3D <14200>; + vddp-ref-clk-supply =3D <&vreg_l18a>; + + status =3D "okay"; +}; + +&tlmm { + gpio-reserved-ranges =3D <22 2>, <28 6>; +}; + +&usb3 { + status =3D "okay"; +}; + +&usb3_dwc3 { + extcon =3D <&extcon_usb>; +}; --=20 2.38.1