Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20;
From:   Vladimir Oltean <vladimir.oltean@nxp.com>
To:     devicetree@vger.kernel.org, iommu@lists.linux.dev
Cc:     Laurentiu Tudor <laurentiu.tudor@nxp.com>,
        Will Deacon <will@kernel.org>,
        Robin Murphy <robin.murphy@arm.com>,
        linux-arm-kernel@lists.infradead.org,
        Shawn Guo <shawnguo@kernel.org>, Li Yang <leoyang.li@nxp.com>,
        Rob Herring <robh+dt@kernel.org>,
        Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>,
        linux-kernel@vger.kernel.org, Michael Walle <michael@walle.cc>
Subject: [PATCH v2 2/2] arm64: dts: ls1088a: declare cache-coherent page table walk feature for IOMMU
Date:   Thu, 15 Dec 2022 15:56:36 +0200
Message-Id: <20221215135636.3684026-2-vladimir.oltean@nxp.com>
In-Reply-To: <20221215135636.3684026-1-vladimir.oltean@nxp.com>
References: <20221215135636.3684026-1-vladimir.oltean@nxp.com>
Content-Transfer-Encoding: 8bit
Content-Type: text/plain
MIME-Version: 1.0
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0: =?us-ascii?Q?GWXNjzQBr6S+UQHQ6xlvmmFWq/uIfY+Nv4lQbICHkgQvwlLLSSWKtpd9oFg+?=
 =?us-ascii?Q?Pb/OvMfSuB/n7OkP6Bec65VTR3iD6co26yD/q0kp5+2WNKaZrhGw/Q9sN/sZ?=
 =?us-ascii?Q?cfBktfPNAhX6BQoeW3Gw7AuupDTlD7ckpH1PgpXV7rG+trSYWwe5E0hCrfTI?=
 =?us-ascii?Q?pZouko7UZsAyFmf0+22QGDgcSJjUZFTqS63hAPZq1J3fIW/rWp3eCQ/MinAr?=
 =?us-ascii?Q?/olY2S+xKIeaQg5Oxml+/GaVb3qsS4vbwzogbd/6jgNcMNX/QHJwMVITNNmf?=
 =?us-ascii?Q?JqWdv81xK2fYeSmFyKQA8DKBY7YsAECzDmMM03nCKOdezwmovlMvTz9e6Jhs?=
 =?us-ascii?Q?2FRwUyPK978iZOIW+mPV439Gu1/c3GLicV4IiK0+Qtb2UEDiw6Vis51w9a8F?=
 =?us-ascii?Q?liquw99RPWQLqm8ThXw8IXB2+2j+c0Rkpwvy7dL0ChfszGnQ+7IcI1w0keyd?=
 =?us-ascii?Q?Sz8+5uPcX7Z5d6B43c18IZ4gxbEPzNznwC+v93JRNWrBtY7fV/uJmZ36Yzg1?=
 =?us-ascii?Q?G5fGUD4UMUQEQnjNr8H0geaeFpHOnzBiYLmBVBmTs/YBaRQ7hHjj0fA1uWLN?=
 =?us-ascii?Q?NYqNpUEiyRQ9HZbRKG5htDHba7/YuBbLPJhnteSWvQx6IOZt5CNhrvbSsctV?=
 =?us-ascii?Q?PeAvwvC7laKgeHh4GCkGaPicfkxmlsUiOyR7peQpfOMXv3igNMKEcccFxOtD?=
 =?us-ascii?Q?9V8XHr2Jse1V3vFdtGdU1OXaZ5KyvkKYkeCEb0fdZazQ14e2bss5RtHc86AX?=
 =?us-ascii?Q?ApbMZHi4KmAgI/6DQbIndiUJtjzJbRKiHKPjPHQ/LKBfC8/NLPY2HLaF9R1J?=
 =?us-ascii?Q?7Uuo79cQyRnpcuvwP5Jnguu7DKv0sGUWJUw4MzW58CqE4o8eK8sWiLjyBEWt?=
 =?us-ascii?Q?x0nK32eLSGJ2NP1E3Q9HTQCgJvu+ceGH8+lt+tJKkNhwu4DRhmRLWbw56s6r?=
 =?us-ascii?Q?23JV+XRKYIEXwxgLkcTlWSPZevwcJiEQJE1jTwBGEH4txJQk9XVQPUbjjH+H?=
 =?us-ascii?Q?pHmQUIP+4LkbNh9MLSrtDuje0r3tVlSm/8C8U96iPLC4suA4bGEnZzSltT6G?=
 =?us-ascii?Q?iczIgDL+u3DnJUsHyYQWrp6aMhnJL8KRQhlCVqkcsYEqoQpOk71TWnkFM96D?=
 =?us-ascii?Q?7GiEY4W9HDHsAHyL83iPzzt6WmWVHPWpEIZz0I80rDgzvgWsvutCG+3jwiSt?=
 =?us-ascii?Q?pXMR1bROcbWMILjW8bz+l1zrp8oFnpd58WyEoZpzkLnuJJqCP+7kaBRCRst/?=
 =?us-ascii?Q?D8FC8mwjIABXCRuRKd7jB2/Tg9EugTKKhB3f2myI4b+kWtar7dXAw/DYo8mM?=
 =?us-ascii?Q?4JIo8BvZUmlIG0XTKlE/WOhicInG1A7ZV6R1kYz+IFM4sSK51FEeawMFBYrS?=
 =?us-ascii?Q?Po05mYiHc9nEPUkyzfpAEzYQa0iSVdP8Uqc/LNMoETO4xYRBTsGWSAgcVJEf?=
 =?us-ascii?Q?PQPFnKoVze+OklwhePcvUfMnEgJlH4N5rB03rpzCCsDG+7NNz6yC5tD/cpRP?=
 =?us-ascii?Q?+yyyQ4f8KoYSuUkrgPXbsJCu7Z9/gnmoy5ia+GKgtAlQIvgiuRHtnoAwQ/D+?=
 =?us-ascii?Q?H+ftKLXi2ZplF5FnIvSIBHjvaC8zpdFpwxInFQWD8P8B2m4NBFdZYBq7Rmk6?=
 =?us-ascii?Q?Gg=3D=3D?=
X-OriginatorOrg: nxp.com
X-MS-Exchange-CrossTenant-Network-Message-Id: f22907bc-d5a4-44c5-c9a8-08dadea43783
X-MS-Exchange-CrossTenant-AuthSource: AM0PR04MB5121.eurprd04.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 15 Dec 2022 13:56:51.5764
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: NW9bSFLSf31QtJhkzwb4kr7b2el8EmM4kbir8I93dbu7RjcdjV/RNQUp0P3oU8do0ffhPTMudfskIMd0IZ9v3A==
X-MS-Exchange-Transport-CrossTenantHeadersStamped: DB9PR04MB8463
X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED,
        DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_NONE,
        RCVD_IN_MSPIKE_H2,SPF_HELO_PASS,SPF_PASS autolearn=ham
        autolearn_force=no version=3.4.6
X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on
        lindbergh.monkeyblade.net
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

The SMMUv2 driver for MMU-500 reads the ARM_SMMU_GR0_ID0 register at
probe time and tries to determine based on the CTTW (Coherent
Translation Table Walk) bit whether this feature is supported.

Unfortunately, it looks like the SMMU integration in the NXP LS1088A has
wrongly tied the cfg_cttw signal to 0, even though the SoC documentation
specifies that "The SMMU supports cache coherency for page table walks
and DVM transactions for page table cache maintenance operations."

Device tree provides the option of overriding the ID register via the
dma-coherent property since commit bae2c2d421cd ("iommu/arm-smmu: Sort
out coherency"), and that's what we do here.

Telling struct io_pgtable_cfg that the SMMU page table walks are
coherent with the CPU caches brings performance benefits, because it
avoids certain operations such as __arm_lpae_sync_pte() for PTE updates.

Link: https://lore.kernel.org/linux-iommu/3f3112e4-65ff-105d-8cd7-60495ec9054a@arm.com/
Suggested-by: Robin Murphy <robin.murphy@arm.com>
Signed-off-by: Vladimir Oltean <vladimir.oltean@nxp.com>
---
v1->v2: patch is new

 arch/arm64/boot/dts/freescale/fsl-ls1088a.dtsi | 1 +
 1 file changed, 1 insertion(+)

diff --git a/arch/arm64/boot/dts/freescale/fsl-ls1088a.dtsi b/arch/arm64/boot/dts/freescale/fsl-ls1088a.dtsi
index 260d045dbd9a..e5fb137ac02b 100644
--- a/arch/arm64/boot/dts/freescale/fsl-ls1088a.dtsi
+++ b/arch/arm64/boot/dts/freescale/fsl-ls1088a.dtsi
@@ -674,6 +674,7 @@ smmu: iommu@5000000 {
 			reg = <0 0x5000000 0 0x800000>;
 			#iommu-cells = <1>;
 			stream-match-mask = <0x7C00>;
+			dma-coherent;
 			#global-interrupts = <12>;
 				     // global secure fault
 			interrupts = <GIC_SPI 13 IRQ_TYPE_LEVEL_HIGH>,
-- 
2.34.1