Received: by 2002:a05:6358:d09b:b0:dc:cd0c:909e with SMTP id jc27csp1300230rwb; Thu, 15 Dec 2022 08:31:47 -0800 (PST) X-Google-Smtp-Source: AA0mqf6nek8SLnERoTbSOmA+FLsQqLu8iDieaBOgGFoOey2wJSqYH79DGwMqR2wH6ziFxwMIG14l X-Received: by 2002:a05:6a20:4f10:b0:ad:b91d:9873 with SMTP id gi16-20020a056a204f1000b000adb91d9873mr16502651pzb.33.1671121906873; Thu, 15 Dec 2022 08:31:46 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1671121906; cv=none; d=google.com; s=arc-20160816; b=KbX4769Xdr8QvOs3XTtnyxP/nl5FvMJ4XJdyhfRzuUYyRzRnPxr30ZMkyWZKRHrE3n NbzFREpdTst22uOlo0IrDGHck9AIrhNoSgLQAnEIH1No4oFpGJgqxBqHmgWHeU5mqXK2 3N4Ol+EE+Pb554gCaGEeMV28+acUqS4lNu8daapK2uh49rSN9/GwBeXLxFhrYnTNC7JW KorEDkTRFaGKDWEzSAm8kgEqDAmrDiBhAoZhHVVso6LVpDc1bH84AShBggiJsV89P13I QN6va8MjaMEoFlYP9RXnVJp+Rc+cX9qPsE5DJE7FOFyjRXJuiEYcCSLbVj+mi5XqAW/K oJ/Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:organization:message-id:date:subject:to:from :dkim-signature:dkim-signature; bh=4otHY34Se7zK0Rk2k5GgJ/q/fn6neNXz0aWRP0XtHZg=; b=cOhGQWlF6oUNL1gcPCGeQ6j83a/OuI8oc6HDsZvtleaRzxM30CHAti5Nj0GLfY/eaI ut4/R6zEgUC5QcQlACp8Q36h5a5tgOB5Dvp46XIW83JUB3vBsfvX8Mcw/Mus/CMuip/f vFHZqrkCACEhdu07e097HPqZVqMzQIyT/b7B8yPDaoJ6UMbBKG98/fpL8SWzdgiqmxNP KEyjWufmnZFw4Uj/Btma7NUQqTy4+9DkA/m1TkDs14BteI5Cz8zLkTaXd9dIj3mHsHRY +0OpeExxMfQfuBOPhVVyax0xO082e6bOVBse/7i9NqOmpgLuAVjeOsbNVJEf2IOqSgmB tPbw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@tq-group.com header.s=key1 header.b=Y577IX27; dkim=pass header.i=@tq-group.com header.s=key1 header.b=XsY1vwM9; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=tq-group.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id t191-20020a6378c8000000b0046ae2a8ea9csi3114369pgc.733.2022.12.15.08.31.36; Thu, 15 Dec 2022 08:31:46 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@tq-group.com header.s=key1 header.b=Y577IX27; dkim=pass header.i=@tq-group.com header.s=key1 header.b=XsY1vwM9; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=tq-group.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229884AbiLOP11 (ORCPT + 68 others); Thu, 15 Dec 2022 10:27:27 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:52980 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229736AbiLOP1Z (ORCPT ); Thu, 15 Dec 2022 10:27:25 -0500 Received: from mx1.tq-group.com (mx1.tq-group.com [93.104.207.81]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id F3691B4A7; Thu, 15 Dec 2022 07:27:21 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=tq-group.com; i=@tq-group.com; q=dns/txt; s=key1; t=1671118042; x=1702654042; h=from:to:subject:date:message-id:in-reply-to:references: mime-version:content-transfer-encoding; bh=4otHY34Se7zK0Rk2k5GgJ/q/fn6neNXz0aWRP0XtHZg=; b=Y577IX27ZICnlo9vYCQ/FG+sS8PVl+t2hUoax9lxOj0jJqeXXXo5SHrS +VaaifyeXsA4/+U/s2M/fr9Cg3JW5BOPZdIuSETV2WXTngLnl4tgoKKv0 Q9gcun2IRn9xyR64CLZ1Yl/saQyv4+NIWooGFbQLHqGdQYFTXnw1BxBMt COsV7eZOa+oAdpKIvYHafol5vLRb0lnccxytTZtFLVpw2wFXe7Y+ao6bn T3NN7RKbXz7wl4C2RkWM+riuyWU6W0Q4i7tlpTTzuyPLcuFOZ5kK7Nmt9 YOmDIJtRUfLjVgI1gI+Ge23KOTGTeEtVWB+yIkZ+EcRvu7MQ/F8JTOHpU w==; X-IronPort-AV: E=Sophos;i="5.96,247,1665439200"; d="scan'208";a="27979742" Received: from unknown (HELO tq-pgp-pr1.tq-net.de) ([192.168.6.15]) by mx1-pgp.tq-group.com with ESMTP; 15 Dec 2022 16:27:19 +0100 Received: from mx1.tq-group.com ([192.168.6.7]) by tq-pgp-pr1.tq-net.de (PGP Universal service); Thu, 15 Dec 2022 16:27:19 +0100 X-PGP-Universal: processed; by tq-pgp-pr1.tq-net.de on Thu, 15 Dec 2022 16:27:19 +0100 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=tq-group.com; i=@tq-group.com; q=dns/txt; s=key1; t=1671118039; x=1702654039; h=from:to:subject:date:message-id:in-reply-to:references: mime-version:content-transfer-encoding; bh=4otHY34Se7zK0Rk2k5GgJ/q/fn6neNXz0aWRP0XtHZg=; b=XsY1vwM9n3gkNwcU1zbR9EYFWp7pjHoYvtUU0cb/AX26Q3MUCI9aoMGr BBkVk9sEFm+otM9zLueJCGiTDXjXS3XOCH52DVCILFnuIDSBbTbV+J09s HF2zh1SThOAedjqP06TeaeB1w/+1zZS5g4hFC67O2fuWxh/iSredBCv+o jznYe43i9kdGiX1B0SOhywMIlvCMWve/h5G7+ZKxOUTgBiv50s2VaC3UI tXqVHETZeZmEn97eYS1nslwUMAutFekScjlLo7i4PW0QEc4yTIqanuMd2 e2O/wfRnFyPSPlBNK98uA+usk/G+bMHFBQDqs+osNgufS9Xjsn7N/j+vw Q==; X-IronPort-AV: E=Sophos;i="5.96,247,1665439200"; d="scan'208";a="27979741" Received: from vtuxmail01.tq-net.de ([10.115.0.20]) by mx1.tq-group.com with ESMTP; 15 Dec 2022 16:27:19 +0100 Received: from steina-w.localnet (unknown [10.123.53.21]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)) (No client certificate requested) by vtuxmail01.tq-net.de (Postfix) with ESMTPSA id E93C3280071; Thu, 15 Dec 2022 16:27:18 +0100 (CET) From: Alexander Stein To: Andrew Lunn , Florian Fainelli , Vladimir Oltean , "David S. Miller" , Eric Dumazet , Jakub Kicinski , Paolo Abeni , Rob Herring , Krzysztof Kozlowski , Jonathan Corbet , Pavel Machek , Christian Marangi , "Russell King (Oracle)" , John Crispin , netdev@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-doc@vger.kernel.org, linux-leds@vger.kernel.org, Tim Harvey , Rasmus Villemoes , Christian Marangi Subject: Re: [PATCH v7 06/11] leds: trigger: netdev: add hardware control support Date: Thu, 15 Dec 2022 16:27:17 +0100 Message-ID: <3770526.R56niFO833@steina-w> Organization: TQ-Systems GmbH In-Reply-To: <20221214235438.30271-7-ansuelsmth@gmail.com> References: <20221214235438.30271-1-ansuelsmth@gmail.com> <20221214235438.30271-7-ansuelsmth@gmail.com> MIME-Version: 1.0 Content-Transfer-Encoding: 7Bit Content-Type: text/plain; charset="us-ascii" X-Spam-Status: No, score=-2.0 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_EF,SPF_HELO_NONE,SPF_PASS autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi, thanks for the v7 series. Am Donnerstag, 15. Dezember 2022, 00:54:33 CET schrieb Christian Marangi: > Add hardware control support for the Netdev trigger. > The trigger on config change will check if the requested trigger can set > to blink mode using LED hardware mode and if every blink mode is supported, > the trigger will enable hardware mode with the requested configuration. > If there is at least one trigger that is not supported and can't run in > hardware mode, then software mode will be used instead. > A validation is done on every value change and on fail the old value is > restored and -EINVAL is returned. > > Signed-off-by: Christian Marangi > --- > drivers/leds/trigger/ledtrig-netdev.c | 155 +++++++++++++++++++++++++- > 1 file changed, 149 insertions(+), 6 deletions(-) > > diff --git a/drivers/leds/trigger/ledtrig-netdev.c > b/drivers/leds/trigger/ledtrig-netdev.c index dd63cadb896e..ed019cb5867c > 100644 > --- a/drivers/leds/trigger/ledtrig-netdev.c > +++ b/drivers/leds/trigger/ledtrig-netdev.c > @@ -37,6 +37,7 @@ > */ > > struct led_netdev_data { > + enum led_blink_modes blink_mode; > spinlock_t lock; > > struct delayed_work work; > @@ -53,11 +54,105 @@ struct led_netdev_data { > bool carrier_link_up; > }; > > +struct netdev_led_attr_detail { > + char *name; > + bool hardware_only; > + enum led_trigger_netdev_modes bit; > +}; > + > +static struct netdev_led_attr_detail attr_details[] = { > + { .name = "link", .bit = TRIGGER_NETDEV_LINK}, > + { .name = "tx", .bit = TRIGGER_NETDEV_TX}, > + { .name = "rx", .bit = TRIGGER_NETDEV_RX}, > +}; > + > +static bool validate_baseline_state(struct led_netdev_data *trigger_data) > +{ > + struct led_classdev *led_cdev = trigger_data->led_cdev; > + struct netdev_led_attr_detail *detail; > + u32 hw_blink_mode_supported = 0; > + bool force_sw = false; > + int i; > + > + for (i = 0; i < ARRAY_SIZE(attr_details); i++) { > + detail = &attr_details[i]; > + > + /* Mode not active, skip */ > + if (!test_bit(detail->bit, &trigger_data->mode)) > + continue; > + > + /* Hardware only mode enabled on software controlled led */ > + if (led_cdev->blink_mode == SOFTWARE_CONTROLLED && > + detail->hardware_only) > + return false; > + > + /* Check if the mode supports hardware mode */ > + if (led_cdev->blink_mode != SOFTWARE_CONTROLLED) { > + /* With a net dev set, force software mode. > + * With modes are handled by hardware, led will blink > + * based on his own events and will ignore any event > + * from the provided dev. > + */ > + if (trigger_data->net_dev) { > + force_sw = true; > + continue; > + } > + > + /* With empty dev, check if the mode is supported */ > + if (led_trigger_blink_mode_is_supported(led_cdev, detail->bit)) > + hw_blink_mode_supported |= BIT(detail- >bit); Shouldn't this be BIT(detail->bit)? > + } > + } > + > + /* We can't run modes handled by both software and hardware. > + * Check if we run hardware modes and check if all the modes > + * can be handled by hardware. > + */ > + if (hw_blink_mode_supported && hw_blink_mode_supported != > trigger_data->mode) + return false; > + > + /* Modes are valid. Decide now the running mode to later > + * set the baseline. > + * Software mode is enforced with net_dev set. With an empty > + * one hardware mode is selected by default (if supported). > + */ > + if (force_sw || led_cdev->blink_mode == SOFTWARE_CONTROLLED) IMHO '|| !hw_blink_mode_supported' should be added here for blink_modes. This might happen if a PHY LED is SOFTWARE_HARDWARE_CONTROLLED, but some blink mode is not supported by hardware, thus hw_blink_mode_supported=0. Best regards, Alexander > + trigger_data->blink_mode = SOFTWARE_CONTROLLED; > + else > + trigger_data->blink_mode = HARDWARE_CONTROLLED; > + > + return true; > +} > + > static void set_baseline_state(struct led_netdev_data *trigger_data) > { > + int i; > int current_brightness; > + struct netdev_led_attr_detail *detail; > struct led_classdev *led_cdev = trigger_data->led_cdev; > > + /* Modes already validated. Directly apply hw trigger modes */ > + if (trigger_data->blink_mode == HARDWARE_CONTROLLED) { > + /* We are refreshing the blink modes. Reset them */ > + led_cdev->hw_control_configure(led_cdev, BIT(TRIGGER_NETDEV_LINK), > + BLINK_MODE_ZERO); > + > + for (i = 0; i < ARRAY_SIZE(attr_details); i++) { > + detail = &attr_details[i]; > + > + if (!test_bit(detail->bit, &trigger_data->mode)) > + continue; > + > + led_cdev->hw_control_configure(led_cdev, BIT(detail->bit), > + BLINK_MODE_ENABLE); Shouldn't this be BIT(detail->bit)? > + } > + > + led_cdev->hw_control_start(led_cdev); > + > + return; > + } > + > + /* Handle trigger modes by software */ > current_brightness = led_cdev->brightness; > if (current_brightness) > led_cdev->blink_brightness = current_brightness; > @@ -100,10 +195,15 @@ static ssize_t device_name_store(struct device *dev, > size_t size) > { > struct led_netdev_data *trigger_data = led_trigger_get_drvdata(dev); > + struct net_device *old_net = trigger_data->net_dev; > + char old_device_name[IFNAMSIZ]; > > if (size >= IFNAMSIZ) > return -EINVAL; > > + /* Backup old device name */ > + memcpy(old_device_name, trigger_data->device_name, IFNAMSIZ); > + > cancel_delayed_work_sync(&trigger_data->work); > > spin_lock_bh(&trigger_data->lock); > @@ -122,6 +222,19 @@ static ssize_t device_name_store(struct device *dev, > trigger_data->net_dev = > dev_get_by_name(&init_net, trigger_data->device_name); > > + if (!validate_baseline_state(trigger_data)) { > + /* Restore old net_dev and device_name */ > + if (trigger_data->net_dev) > + dev_put(trigger_data->net_dev); > + > + dev_hold(old_net); > + trigger_data->net_dev = old_net; > + memcpy(trigger_data->device_name, old_device_name, IFNAMSIZ); > + > + spin_unlock_bh(&trigger_data->lock); > + return -EINVAL; > + } > + > trigger_data->carrier_link_up = false; > if (trigger_data->net_dev != NULL) > trigger_data->carrier_link_up = netif_carrier_ok(trigger_data->net_dev); > @@ -159,7 +272,7 @@ static ssize_t netdev_led_attr_store(struct device *dev, > const char *buf, size_t size, enum led_trigger_netdev_modes attr) > { > struct led_netdev_data *trigger_data = led_trigger_get_drvdata(dev); > - unsigned long state; > + unsigned long state, old_mode = trigger_data->mode; > int ret; > int bit; > > @@ -184,6 +297,12 @@ static ssize_t netdev_led_attr_store(struct device > *dev, const char *buf, else > clear_bit(bit, &trigger_data->mode); > > + if (!validate_baseline_state(trigger_data)) { > + /* Restore old mode on validation fail */ > + trigger_data->mode = old_mode; > + return -EINVAL; > + } > + > set_baseline_state(trigger_data); > > return size; > @@ -220,6 +339,8 @@ static ssize_t interval_store(struct device *dev, > size_t size) > { > struct led_netdev_data *trigger_data = led_trigger_get_drvdata(dev); > + int old_interval = atomic_read(&trigger_data->interval); > + u32 old_mode = trigger_data->mode; > unsigned long value; > int ret; > > @@ -228,13 +349,22 @@ static ssize_t interval_store(struct device *dev, > return ret; > > /* impose some basic bounds on the timer interval */ > - if (value >= 5 && value <= 10000) { > - cancel_delayed_work_sync(&trigger_data->work); > + if (value < 5 || value > 10000) > + return -EINVAL; > + > + cancel_delayed_work_sync(&trigger_data->work); > + > + atomic_set(&trigger_data->interval, msecs_to_jiffies(value)); > > - atomic_set(&trigger_data->interval, msecs_to_jiffies(value)); > - set_baseline_state(trigger_data); /* resets timer */ > + if (!validate_baseline_state(trigger_data)) { > + /* Restore old interval on validation error */ > + atomic_set(&trigger_data->interval, old_interval); > + trigger_data->mode = old_mode; > + return -EINVAL; > } > > + set_baseline_state(trigger_data); /* resets timer */ > + > return size; > } > > @@ -368,13 +498,25 @@ static int netdev_trig_activate(struct led_classdev > *led_cdev) trigger_data->mode = 0; > atomic_set(&trigger_data->interval, msecs_to_jiffies(50)); > trigger_data->last_activity = 0; > + if (led_cdev->blink_mode != SOFTWARE_CONTROLLED) { > + /* With hw mode enabled reset any rule set by default */ > + if (led_cdev->hw_control_status(led_cdev)) { > + rc = led_cdev->hw_control_configure(led_cdev, BIT(TRIGGER_NETDEV_LINK), > + BLINK_MODE_ZERO); > + if (rc) > + goto err; > + } > + } > > led_set_trigger_data(led_cdev, trigger_data); > > rc = register_netdevice_notifier(&trigger_data->notifier); > if (rc) > - kfree(trigger_data); > + goto err; > > + return 0; > +err: > + kfree(trigger_data); > return rc; > } > > @@ -394,6 +536,7 @@ static void netdev_trig_deactivate(struct led_classdev > *led_cdev) > > static struct led_trigger netdev_led_trigger = { > .name = "netdev", > + .supported_blink_modes = SOFTWARE_HARDWARE, > .activate = netdev_trig_activate, > .deactivate = netdev_trig_deactivate, > .groups = netdev_trig_groups,